Hardware status GOLD Generic Opto Link Demonstrator Assess the use of optical backplane connectivity for use on L1Calo Uli Schäfer 1.

Slides:



Advertisements
Similar presentations
GOLD Generic Opto Link Demonstrator Uli Schäfer 1.
Advertisements

Uli Schäfer JEM Status and Test Results Hardware status JEM0 Hardware status JEM1 RAL test results.
GOLD down the drain Uli Schäfer 1 What’s left after Heidelberg.
JFEX Uli Schäfer 1 Uli Intro / overview / issues Draft, will change !!!! Some questions flagged.
Clock module for TB spring 2012 Uli Schäfer 1 R.Degele, P.Kiese, U.Schäfer, A.Welker Mainz.
Uli Schäfer JEM Status and plans Hardware status JEM0 Hardware status JEM1 Plans.
GOLD Generic Opto Link Demonstrator Uli Schäfer 1.
Phase-0 Topological Processor Uli Schäfer Johannes Gutenberg-Universität Mainz Uli Schäfer 1.
Programmable logic devices / tools Programmable logic devices are digital logic devices, providing combinatorial logic (gates, look-up tables) and flip-flops.
High-speed optical links and processors for the ATLAS Level-1 Calorimeter Trigger upgrade B.Bauss, V.Büscher, R.Degele, A.Ebling, W.Ji, C.Meyer, S.Moritz,
ATLAS L1 Calorimeter Trigger Upgrade - Uli Schäfer, MZ -
GOLD Status and Phase-1 Plans Andi E. & Uli S. Uli Schäfer 1.
Uli Schäfer 1 BLT – status – plans BLT – backplane and link tester Recent backplane test results Test plans – week June 15.
Phase-0 topological processor Uli Schäfer Johannes Gutenberg-Universität Mainz Uli Schäfer 1.
Level-1 Topology Processor for Phase 0/1 - Hardware Studies and Plans - Uli Schäfer Johannes Gutenberg-Universität Mainz Uli Schäfer 1.
JEM upgrades and optical data transmission to FEX for Phase 1 Andi E. & Uli S. Uli Schäfer 1.
Uli Schäfer 1 S-L1Calo upstream links architecture -- interfaces -- technology.
Hardware status GOLD Update 02 Feb Uli Schäfer 1.
Uli Schäfer 1 (Not just) Backplane transmission options Upgrade will always be in 5 years time.
Uli Schäfer 1 Mainz L1Calo upgrade activities news – BLT hardware/firmware status.
Uli Schäfer JEM Plans Status (summary) Further standalone tests Sub-slice test programme JEM re-design Slice test.
Uli Schäfer JEM0 Status (summary) 3 JEM0s up and running: JEM0.0 used for standalone tests only (Mainz) JEM0.1 fully qualified module0 JEM0.2 (like JEM0.1.
Uli Schäfer JEM0 JEM0 Hardware : overview, history, and status JEM0 Firmware : algorithms, status JEM - The next iteration : many questions, few answers.
Uli Schäfer 1 (Not just) Backplane transmission options.
Uli Schäfer JEM0 hardware history and status JEM - The next iteration : many questions, few answers test plans and time scale.
Samuel Silverstein Stockholm University L1Calo upgrade hardware planning + Overview of current concept + Recent work, results.
Uli Schäfer 1 JEM1: Status and plans Hardware status Firmware status Plans.
Uli Schäfer 1 JEM: Status and plans Pre-Production modules Status Plans.
Uli Schäfer 1 (Not just) Backplane transmission options Uli, Sam, Yuri.
Uli Schäfer 1 JEM1: Status and plans Hardware status Firmware status Plans.
Hardware status GOLD Generic Opto Link Demonstrator Uli Schäfer 1.
Uli Schäfer JEM hardware / test JEM0 test programme Mainz standalone RAL sub-slice test JEM re-design Heidelberg slice test.
Uli Schäfer 1 JEM1: Status and plans power Jet Sum R S T U VME CC RM ACE CAN Flash TTC JEM1.0 status JEM1.1 Plans.
Uli Schäfer 1 (Not just) Backplane transmission options.
Uli Schäfer JEM Status and plans Firmware Hardware status JEM1 Plans.
Uli Schäfer JEM Status and plans Algorithms Hardware JEM0, JEM1 Tests Plans.
Uli Schäfer 1 FPGAs for high performance – high density applications Intro Requirements of future trigger systems Features of recent FPGA families 9U *
The Train Builder Data Acquisition System for the European-XFEL John Coughlan, Chris Day, Senerath Galagedera and Rob Halsall STFC Rutherford Appleton.
JFEX Uli Schäfer 1 Mainz. Jet processing Phase-0 jet system consisting of Pre-Processor Analogue signal conditioning Digitization Digital signal processing.
FEX Uli Schäfer, Mainz 1 L1Calo For more eFEX details see indico.cern.ch/getFile.py/access?contribId=73&sessionId=51&resId=0&materialId=slides&confId=
Status and planning of the CMX Philippe Laurens for the MSU group Level-1 Calorimeter Trigger General Meeting, CERN May 24, 2012.
Uli Intro / overview / issues
Topology System Uli Schäfer 1 B.Bauß, V.Büscher, W.Ji, U.Schäfer, A.Reiß, E.Simioni, S.Tapprogge, V.Wenzel.
L1Topo Status & Plans Uli Schäfer 1 B.Bauß, V.Büscher, W.Ji, S.Krause, S.Moritz, U.Schäfer, A.Reiß, E.Simioni, S.Tapprogge, V.Wenzel.
L1Topo-phase0 Uli Schäfer 1. Topo GOLD successfully used to explore technologies and initially verify 6.4Gb/s link integrity over moderate length electrical.
JFEX baseline Uli Schäfer 1 Uli. Intro: L1Calo Phase-1 System / Jets Uli Schäfer 2 CPM JEM CMX Hub L1Topo ROD JMM PPR From Digital Processing System CPM.
Presentation for the Exception PCB February 25th 2009 John Coughlan Ready in 2013 European X-Ray Free Electron Laser XFEL DESY Laboratory, Hamburg Next.
Status and planning of the CMX Wojtek Fedorko for the MSU group TDAQ Week, CERN April , 2012.
S. Rave, U. Schäfer For L1Calo Mainz
Uli Schäfer 1 From L1Calo to S-L1Calo algorithms – architecture - technologies.
ATLAS Trigger / current L1Calo Uli Schäfer 1 Jet/Energy module calo µ CTP L1.
Latest ideas in DAQ development for LHC B. Gorini - CERN 1.
Algorithms and TP Y. Ermoline et al. Level-1 Calorimeter Trigger Joint Meeting, Heidelberg, January 11-13, 2010.
JFEX Uli Schäfer 1. Constraints & Numerology Assumption: one crate, several modules. Each module covers full phi, limited eta range Data sharing with.
JFEX Uli Schäfer 1 Mainz. L1Calo Phase-1 System Uli Schäfer 2 CPM JEM CMX Hub L1Topo ROD JMM PPR From Digital Processing System CPM JEM CMX Hub L1Topo.
Hardware status GOLD Generic Opto Link Demonstrator Uli Schäfer 1.
SRS Trigger Processor Option Status and Plans Sorin Martoiu (IFIN-HH)
Connector Differential Receiver 8 Channels 65 MHz 12 bits ADC FPGA Receive/buffer ADC data Format triggered Events Generate L1 Primitives Receive timing.
L1Calo Status Report 15 October 2015Ian Brawn, on behalf of L1Calo1.
JFEX Uli Schäfer 1 Mainz. L1Calo Phase-1 System Uli Schäfer 2 CPM JEM CMX Hub L1Topo ROD JMM PPR From Digital Processing System CPM JEM CMX Hub L1Topo.
L1Topo post review Uli Schäfer 1 Observations, options, effort, plans Uli.
GOLD TESTS (Virtex-6) ● Jitter analysis on cleaned TTC clock ( σ = 2.9 ps) ● Signal integrity: sampled in several positions along the chain ● MGT and o/e.
Multi-Gigabit transmission BLT  GOLD Andreas Ebling, Isabel Koltermann, Jonas Kunze Andi Ebling 1.
Latency / Tilecal o/e converters VME extender Uli Schäfer 1.
Uli Schäfer 1 Mainz R&D activities. Uli Schäfer 2 MZ R&D BLT has been built and tested (backplane transmission only). A few minor issues were found. Possible.
DAQ and TTC Integration For MicroTCA in CMS
Generic Opto Link Demonstrator
Run-2  Phase-1  Phase-2 Uli / Mainz
(Not just) Backplane transmission options
Presentation transcript:

Hardware status GOLD Generic Opto Link Demonstrator Assess the use of optical backplane connectivity for use on L1Calo Uli Schäfer 1

Gold floor plan Uli Schäfer 2 ATCA 8 processors 12 * SNAP12 receiver Fanout 6.5Gb/s SystemACE config Control/Merger SFP opto Z1 Z2 Z3 Opto

GOLD Data concentrator scheme : many in, few out ATCA form factor 8U x 280 mm Standard Zone1 connectivity (2*-48V supply scheme) Currently no plans for use of Zone2 electrical connectivity Zone3 (RTMs) 6.5Gb/s optical links 8 processor FPGAs, 1 control/merger FPGA XC6VLX240T/550T-FFG1759 (24/36 * GTX link) Optical inputs from backplane via bare fibre ribbons, 144 fibres 12 * SNAP12 optical receivers (standard pin-out, not Avago) Electrical link fan-out (*2) with CML buffers (SY58011 or similar) Fanout scheme not yet defined. ‘Realistic’ scheme would require knowledge of algorithms Consider daughter connectors for half of the high speed links AMC daughters not useful due to lack of optical connectivity Use FMC daughters carrying SNAP12 modules and fanout chips In case of problems the daughters could be re-designed for Avago transceivers 2 GTX outputs per processor into merger FPGA 1*SNAP12 out from control/merger FPGA Couple of SFP opto links for control purposes (incl. serialised VME) Clock recovery, jitter cleaner and clock fanout as on BLT Parallel connectivity (up to 1Gb/s) via differential lanes only 20 lanes to/from control/merger Two blocks of 4 FPGAs linked locally ~ 120 lanes to each neighbour Configuration via SystemACE (CompactFlash) Uli Schäfer 3

Gold floor plan Uli Schäfer 4

Optical backplane connectors Available from a couple of manufacturers Individual or 4-connector housings available MT connectors for fibres each, dependent on manufacturer (proprietary) MT-to-MTP cable assemblies available from manufacturer only expensive MTP/MPO connectors for fibres in single-connector housing Takes more space than proprietary approach 12-fibre ribbon will yield insufficient connection density on ATCA RTM boards 24-fibre ribbons starting to become popular Have a local supplier for custom made MTP 24-fibre ribbons and fanout cords (from January?) Decide on baseline design very soon and order components Opto/PCB purely mechanical interface only, allow for change of concept later Uli Schäfer 5

GOLD status / outlook Components have been identified, including optical backplane connectors Floor planning under way Schematic capture started Design along the lines of Xilinx ML605 (V6 specific) and BLT Build module according to ATCA standard and with baseline backplane opto connector Should provide input to L1Calo prototyping Reconsider module size and optical interface upon transition from demonstrator to prototyping phase. Uli Schäfer 6