Single Board Controller Comments Roger Smith Caltech 2013-05-13.

Slides:



Advertisements
Similar presentations
Controller Tests Stephen Kaye Controller Test Motivation Testing the controller before the next generation helps to shake out any remaining.
Advertisements

ZTF Cabling for Archon Controller Stephen Kaye
Digital Correlated Double Sampling for ZTF Roger Smith and Stephen Kaye California Institute of Technology.
Flavio Dal Corso - INFN Padova1 OPERA coll. meeting - Hamburg 3 July 2004 RPC & XPC Electronics Status Front End Boards (FEBs) Controllers HV system Crates.
Director’s Review July 25-27, 2006 T. Shaw1 DES Review DES Front End Electronics WBS 1.3 T. Shaw.
Corner Raft Conceptual Design Corner Raft Conceptual Design Kirk Arndt, Ian Shipsey Purdue University LSST Camera Workshop SLAC Sept , 2008.
FPGA Process Flowchart Backup. FPGA Configurability Basis of configurability – Nature of transistor based FPGA Physical limitations – Through header on.
MICE Fiber Tracker Electronics AFEII for MICE (Front end readout board) Recall: AFEs mount on ether side of the VLPC cass, with fibers going to the VLPCs.
L. Greiner1HFT Hardware 09/23/2010 STAR Vertex-6 based PXL RDO board Design concept and items for discussion.
Presents The Silver Family An Integrated Approach to Processors, Data Communication and Head End Integration.
Astronomical Array Control & Acquisition System at NAOC Zhaowang Zhao Binxun Ye Research Labs for Astronomy National Astronomical Observatories, Chinese.
3/5/2007(c) 2007 UEI Inc.1 Design Review United Electronic Industries DNR-12 -3U 12 DNA Rack With CPU/NIC Enclosure.
DES Collaboration Meeting, Chicago, December 11-13, 2006 T. Shaw1 DES Collaboration Meeting Front End Electronics Status T. Shaw, D. Huffman, M. Kozlovsky,
DES Collaboration Meeting, Chicago, December 11-13, 2006 T. Shaw1 DES Collaboration Meeting Front End Electronics Status T. Shaw, D. Huffman, M. Kozlovsky,
Digital Correlated Double Sampling for ZTF Roger Smith and Stephen Kaye California Institute of Technology The digital equivalent of dual slope integration.
ZTF Interconnecting Scheme Stephen Kaye
GEM Electronic System Status New releases of electronic boards: ◦ MPD v 4.0 ◦ Backplane 5 slot short (for UVa design) ◦ APV Front-End with Panasonic connector.
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
Leo Greiner IPHC testing Sensor and infrastructure testing at LBL. Capabilities and Plan.
DES PMG Meeting, January 26, 2007 T. Shaw1 DES PMG Meeting Front End Electronics Status T. Shaw, D. Huffman, M. Kozlovsky, J. Olsen, W. Stuermer (FNAL)
Main Board Status MB2 v1 for FATALIC & QIE 10/06/2015Roméo BONNEFOY - LPC Clermont1 Roméo BONNEFOY François Vazeille LPC Clermont-Ferrand.
Differential Preamp Stephen Kaye New Preamp Design Motivation Move preamplifier from controller to the Vacuum Interface Board (VIB) Amplifies.
Data Handling Stephen Kaye Caltech Data Format in Pipeline 16 Bit data from ADC FPGA combines multiple conversions (subtract 5 reset, add.
Straw Electronics status and preparation for the technical run NA62 workshop Siena.
Figure 1: ICD Single Channel Block Diagram Schematic PMT High Voltage Supply (see Figure 4 & 4a) LED Pulser PMT Calibration (see Figure 6) ICD Scintillator.
25/05/2010 RD51 Collaboration Meeting Cisbani-Musico-Minutoli / Status JLab Electronics 1 Status of the APV25 electronics for the GEM tracker at JLab Evaristo.
A Readout Electronics for MAPMT Matteo Turisini – E. Cisbani Italian National Institute of Health – INFN Rome 1 JLab/CLAS12 RICH Meeting - 16/Nov/2011.
HBD FEM the block diagram preamp – FEM cable Status Stuffs need to be decided….
Update on the HBD Craig Woody BNL DC Meeting June 8, 2005.
28 June 2004 ATLAS SCT/Pixel TIM FDR/PRR Martin Postranecky : TIM PCB1 ATLA S SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics Martin.
HBD FEM Overall block diagram Individual building blocks Outlook ¼ detector build.
Class-D Garage Band Amplifier Team: Aaron Danielson, Robert Mann, Randall Newcomb, Andrew Russell Sponsor: Nigel Thompson, RT Logic Advisor: Dr. William.
Hardware proposal for the L2  trigger system detailed description of the architecture mechanical considerations components consideration electro-magnetic.
For Official Use Only; Information herein NOT Approved for Export; Contains Proprietary Protected Information; NOT for Public Release 1 WIPER PDR Stanford,
CSC ME1/1 Patch Panel Interconnect Board (PPIB) Mikhail Matveev Rice University February 27, 2013.
ZTF Interconnecting Scheme Stephen Kaye
Connector Differential Receiver 8 Channels 65 MHz 12 bits ADC FPGA Receive/buffer ADC data Format triggered Events Generate L1 Primitives Receive timing.
Proposal for LST-based IFR barrel upgrade Roberto Calabrese Ferrara University Workshop on IFR replacement, SLAC, 11/14/2002.
Orsay’s proposition for the L2  trigger system detailed description of the architecture distribution of the work costs schedule firmware Bernard Lavigne,
COMPACT INDOOR TV ANTENNA. Antenna VOLNA-DIGITAL is capable to receive analogue and digital (DVB-T and DVB- T2) signals. The antenna is designed to receive.
09/10/2010 RD51 Collaboration Meeting Cisbani-Musico-Minutoli / Status JLab Electronics 1 Status of the APV25 electronics for the GEM tracker at JLab Evaristo.
Antenna REMO BAS-5101 Antenna is designed for TV reception in MHz band (VHF channels 6-12 and UHF channels 21-69). The Antenna The Antenna is.
Single Board Controller Comments Roger Smith Caltech
Julie Prast, Calice Electronics Meeting at LAL, June 2008 Status of the DHCAL DIF Detector InterFace Board Sébastien Cap, Julie Prast, Guillaume Vouters.
Mid-Term Presentation February 28, Team Members Charlie Mraz EE Team Leader Analog Design PCB Layout Allen Joiner EE Power Supply Purchasing/Finance.
Differential Signal Path for 64 ch ZTF Mosaic Roger Smith and Stephen Kaye California Institute of Technology.
New digital readout of HFRAMDON neutron counters Proposal Version 2.
2010/12/14 Caltech Massimo Benettoni FDIRC FBox (almost) ready for production Box design finalized (as possible) Gives precise Fblock positioning wrt guiding.
HE NgCCM integration issues Ianos Schmidt, August 26, 2015.
Baby MIND Scintillator modules 11 November 2015 Revision E. Noah.
Enhancement Presentation Carlos Abellan Barcelona September, 9th 2009.
FTK infrastructures and DCS 02/12/20101FTK Initial Design Review - A. Lanza  Crates  Single rack layout  Cabling  Rack placement  DSS  DCS.
Cosmic Microwave Technology, Inc.
FED Front Panel Hole Size Problem
ZTF Grounding or Yes, there are two paths you can go by
D. Breton, S. Simion February 2012
14-BIT Custom ADC Board Rev. B
Calorimeter Mu2e Development electronics Front-end Review
Update of MVD services and requests
AFE II Status First board under test!!.
Test Slab Status CALICE ECAL test slab: what is it all about?
288 channel HE RBX? A conceptual exercise, NOT a proposal
FEE Electronics progress
Front-end electronic system for large area photomultipliers readout
Assembly order PCB design
Tagger Microscope Mounting, Shielding & Cooling
Fiber Based Synchronous Timing System
Differential Signal Path for 64 ch ZTF Mosaic
RPC Electronics Overall system diagram Current status At detector
Command and Data Handling
Presentation transcript:

Single Board Controller Comments Roger Smith Caltech

Single Board Controller Motivated by the need for high ADC clock rates –Clocks exceeding 140 MHz (or more) –FPGA adjacent to ADC is necessary Eliminates backplane complexity –High speed signals no longer travel along backplane Advantage of a single low impedance analog ground plane Board performance not affected when placed on extenders Final package has A/C power in and USB out

Single Board Challenges/Questions Will everything fit on a single board? –Would like to use standard size (eg. 6U VME board) –Custom size board not out of the question –Custom sizes require a custom enclosure Power requirements –Associated power board with single board controller –Do power requirements allow for a compact power supply board? Other questions/challenges?

Electronics box We are contemplating a single board CCD controller to operate both science and guide CCDs, plugging this directly into a slightly extended vacuum interface board. Plug-in power supply between board and dewar within same enclosure. Remove side panel to gain access to test points on controller board. Board dimensions are TBD. Box mounts to flat faces of dewar. Its ok to have to remove boards to access bolts. Cooling by conduction to dewar. Front panels with ejectors Power modules CCD controller PCB 283 mm AC power USB over fiber

Electronics box mount PCB dimensions are yet TBD…. Options to consider: Eurocard 6U = 230mm wide * 160mm deep like VME. Extended 3U = 100mm wide * 230mm deep like Leach controller. –This provides less lateral overhang. –Is this enough board area? –Do Vicor power modules fit in this space? Plug in Power Controller 278 mm