SALTRO TPC readout system Presented by Ulf Mjörnmark Lund University 1.

Slides:



Advertisements
Similar presentations
Peter Chochula CERN-ALICE ALICE DCS Workshop, CERN September 16, 2002 DCS – Frontend Monitoring and Control.
Advertisements

Front-end electronics for the LPTPC Outline of the talk:  System lay out  Mechanics for the front-end electronics  End-cap and panels  Connectors and.
TPC DETECTOR SEGMENTATION OF THE READOUT PLANE LATERAL VIEW OF THE TPC
Peter Chochula CERN-ALICE ALICE DCS Workshop, CERN September 16, 2002 DCS – Frontend Monitoring and Control.
1 Overview of DAQ system DAQ PC LDA ODR Detector Unit DIF CCC Detector Unit DIF Detector Unit DIF Detector Unit DIF Storage Control PC (DOOCS) DAQ PC ODR.
1 Beam test at DESY Date: 01/12 – 19/12 Place: DESY, Testbeam area 24 Time schedule and more information available:
1 Pixel readout for a LC TPC LCWA 2009 – Detectors Tracking session 30 September 2009 Jan Timmermans On behalf of the Bonn/CERN/Freiburg/Nikhef/Saclay.
Readout of TPC with modified ALICE electronics details of current version and pending items ALICE overview New software based on homemade partly existing.
LP TPC DAQ Ulf Mjörnmark Lund University Present understanding and plan.
PP2 Status F. Bellina. Problem solved.. Problem with inhibit and reading temperature and many crazy behavior Solved with a new FPGA firmware: the hardware.
Huazhong Normal University (CCNU) Dong Wang.  Introduction to the Scalable Readout System  MRPC Readout Specification  Application of the SRS to CMB-MRPC.
Normal text - click to edit RCU – DCS system in ALICE RCU design, prototyping and test results (TPC & PHOS) Johan Alme.
Update on APV25-SRS Electronics Kondo Gnanvo. Outline Various SRS Electronics Status of the APV25-SRS UVa Test of the SRU with multiple.
20/10/2008A. Alici - ALICE TOF Festival1 Electronics and data acquisition of the ALICE TOF detector A.Alici University and INFN, Bologna.
ALICE Rad.Tolerant Electronics, 30 Aug 2004Børge Svane Nielsen, NBI1 FMD – Forward Multiplicity Detector ALICE Meeting on Rad. Tolerant Electronics CERN,
Large Area Endplate Prototype for the LC TPC 1 D. Attié, P. Baron, D. Calvet, P. Colas, C. Coquelet, E. Delagnes, M. Dixit, A. Le Coguie, R. Joannes, S.
Current TPC electronics P. Colas Krakow, IFJ-PAN, ILD Pre-meeting September 18, 2014.
LNL 1 SLOW CONTROLS FOR CMS DRIFT TUBE CHAMBERS M. Bellato, L. Castellani INFN Sezione di Padova.
Micromegas modules Towards the 7 module test. Micromegas panels Phase I: ‘Large Prototype’ Micromegas modules were built and tested in beam ( ):
Bernardo Mota (CERN PH/ED) 17/05/04ALICE TPC Meeting Progress on the RCU Prototyping Bernardo Mota CERN PH/ED Overview Architecture Trigger and Clock Distribution.
The ALICE Forward Multiplicity Detector Kristján Gulbrandsen Niels Bohr Institute for the ALICE Collaboration.
The Readout Electronics for TPC with GEM readout chamber (and for almost any other readout chamber) Anders Oskarsson Lund Univ. Electronics: Bruxelles,
The AFTER electronics from a user’s point of view D. Attié, P. Colas Mamma meeting,CERN Feb T2K electronics.
Status report on the development of a readout system based on the SALTRO-16 chip Leif Jönsson Lund University LCTPC Collaboration Meeting
1 Dong Wang, Yaping Wang, Changzhou Xiang, Zhongbao Yin, Fan Zhang, Daicui Zhou (Huazhong Normal University, China) Status and planning on common readout.
ATLU for AIDA High Rate Synchronous as well as Asynchronous 21/11/2013David Cussans, AIDA WP9.3, DESY1.
TPC electronics for ILD P. Colas Krakow, IFJ-PAN, ILD Pre-meeting September 24, 2013.
A simple Desktop DAQ for U2F readout Ulf jörnmark Physics Dept. Lund Status and plans.
TPC Integration P. Colas (thanks to D. Attié, M. Carty, M. Riallot, LC-TPC…) TPC layout(s) Services Power dissipation Endplate thickness and cost Mechanical.
Towards a 7-module Micromegas Large TPC prototype 1 D. Attié, P. Baron, D. Calvet, P. Colas, C. Coquelet, E. Delagnes, M. Dixit, A. Le Coguie, R. Joannes,
Barcelona 1 Development of new technologies for accelerators and detectors for the Future Colliders in Particle Physics URL.
Update on the project - selected topics - Valeria Bartsch, Martin Postranecky, Matthew Warren, Matthew Wing University College London CALICE a calorimeter.
12 September 2006Silicon Strip Detector Readout Module J. Hoffmann SIDEREM SIlicon Strip DEtector REadout Module.
1 Electronics Status Trigger and DAQ run successfully in RUN2006 for the first time Trigger communication to DRS boards via trigger bus Trigger firmware.
TPC electronics Status, Plans, Needs Marcus Larwill April
D. Attié, P. Baron, D. Calvet, P. Colas, C. Coquelet, E. Delagnes, R. Joannes, A. Le Coguie, S. Lhenoret, I. Mandjavidze, M. Riallot, E. Zonca TPC Electronics:
AFP Trigger DAQ and DCS Krzysztof Korcyl Institute of Nuclear Physics - Cracow on behalf of TDAQ and DCS subsystems.
D. Attié, P. Colas, E. Delagnes, M. Riallot M. Dixit, J.-P. Martin, S. Bhattacharya, S. Mukhopadhyay Linear Collider Power Distribution & Pulsing Workshop.
ATLU for AIDA High Rate Synchronous as well as Asynchronous 21/11/2013 David Cussans, AIDA WP9.3, DESY 1.
ECFA Workshop, Warsaw, June G. Eckerlin Data Acquisition for the ILD G. Eckerlin ILD Meeting ILC ECFA Workshop, Warsaw, June 11 th 2008 DAQ Concept.
Status report on the development of a TPC readout system based on the SALTRO-16 chip and some thoughts about the next step Leif Jönsson AIDA Meeting Vienna.
AIDA 3rd Annual Meeting1 First test of MCM prototype board 1 G. De Lentdecker 2 L. Jönsson 2 U. Mjornmark 1 Y. Yang 3 F. Zhang 1 Université Libre de Bruxelles.
Marc R. StockmeierDCS-meeting, CERN DCS status ● DCS overview ● Implementation ● Examples – DCS board.
TPC FEE status and more TUM Physics Department E18 I.Konorov.
AHCAL Electronics. Status of Integration Mathias Reinecke for the DESY AHCAL developers AHCAL main and analysis meeting Hamburg, July 16th and 17th, 2009.
Integration with ATLAS DAQ Marcin Byszewski 23/11/2011 RD51 Mini week Marcin Byszewski, CERN1.
The ALICE TPC Readout Control Unit 10th Workshop on Electronics for LHC and future Experiments 13 – 17 September 2004, BOSTON, USA Carmen González Gutierrez.
Development of the readout electronics a status report Leif Jönsson Collaboration meeting Santander
Scalable Readout System Data Acquisition using LabVIEW Riccardo de Asmundis INFN Napoli [Certified LabVIEW Developer]
Development of the readout electronics in Lund for the ILD TPC Vincent Hedberg, Leif Jönsson, Anders Oskarsson, Björn Lundberg, Ulf Mjörnmark, Lennart.
The SALTRO16 system. From ALTRO to SALTRO16 A decrease in size by a factor mm 32.5 mm FEC MCM 8.9 mm 25 mm 170 mm Pad Module 19 cm 17 cm 32.5 mm.
14.4. Readout systems for innovative calorimeters
PANDA collaboration meeting FEE session
Pixel panels and CMOS Read-out electronics
The future readout system based on SALTRO16
SUMMARY OF THE ORSAY LD-TPC ELECTRONICS MEETING
Design of a Multi Chip Module
Large Area Endplate Prototype for the LC TPC
mmDAQ (Muon Atlas MicroMegas Activity – ATLAS R&D)
INO TRIDAS presentations
Power pulsing of AFTER in magnetic field
C. de La Taille IN2P3/LAL Orsay
TPC electronics for ILD
TPC Large Prototype Toward 7 Micromegas modules
CALICE/EUDET Electronics in 2007
EUDET Extended SC meeting 31 August 2009
State of developments on Readout interface of European DHCAL
SALTRO16 activities in Lund
Readout electronics system for Laser TPC prototype
Presentation transcript:

SALTRO TPC readout system Presented by Ulf Mjörnmark Lund University 1

 Overview of current design  The Front End Multi Chip Module (MCM)  Low Voltage (LV) system  Detector Control System (DCS)  Serial Readout Unit (SRU) & Trigger & Power Pulsing  DAQ system  Status & Time scale 2

DAQTRIGGER FRONT END LCTPC ENDPLATE CONTROL Overview 3 7 pad plane modules 1 18 cm Front End = 25 MultiChipModules connected on a pad plane

“same” except Low Voltage Current: FEC = 8 ALTRO + 8 PCA channels Parallel readout bus 17*18 cm FPGA board controller Multi Chip Module (MCM) = 8 SALTRO 128 channels Serial readout 2.5*3.5 cm CPLD (firmware Brussels) Component placement Side view Multi Chip Module (MCM) Untested & Unpackaged chip Bonded on Carrier Test (unknown yield)! BGA on main board With industry 4

Low Voltage Card 5 MCM * 8 Voltages = 40 regulators MCM1MCM2MCM3MCM4MCM5 Monitor on each Low Voltage card 48 voltages 40 currents 1 temperature On each MCM 1 temperature 1 DAC Control of individual regulator On/off ~700 settings/values per pad plane Detector Control System 5 5 low voltage cards and

260 W 110 W (regulators) Detector Control System Standalone Monitoring Automatic power off! Expensive things! Do not want to burn it all CO2 cooling (Japan) ? cooling STOP TRIGGER/DAQ/ALARM How? Near electronics In control room Display/Logging/Control: DOOCS (used at DESY) (Distributed Object Oriented Control System) W >>> power pulsing

DTC link Many open questions. e.g. How to synchronize clocks (SRUs MCMs..) < 1ns? SRU firmware needs to be modified – by who? …. Will go to CERN and learn how to use the SRU READOUT Plan to use SRS SRU from RD51 “SRSFEC” = CPLD on MCM Local Trigger Box and/or AIDA miniTLU? Direct DTC link with SRU? (timestamps, clock...) READOUT & TRIGGER Not yet well defined 7 Trigger

EUDET system: Based on ALICE DATE/DDL/DRORC link Can it be used for test setup? DAQ AIDA system: Plan to use ALICE DATE and 10 Gb ethernet (DDL and 10 Gb ethernet are used in ALICE with SRU) Common DAQ: EUDET problem to compile DATE routines with EUDAQ scheleton. AIDA instead use a well defined protocol, to be implemented in the user code, and no compilation with a common scheleton is needed. (can one avoid the compilation problem with the “AIDA system”– do not know) Not yet well defined 8

STATUS Multi Chip Module SALTRO 600 untested naked chips exist Carrier board design ready Industry collaboration to start to develop bonding/mount techniques Bigger prototype MCM soon to be produced (with one packaged SALTRO) Firmware started to be developed in Brussels Low Voltage board Design ready Prototype board soon to be produced Detector Control System Hardware - design ready, soon produced Software – in progress DAQ Bought one SRU – will soon go to CERN to learn Trigger/Power pulsing/DAQ hard/software still to be defined and done TIME SCALE 1 year - test system in beam 2 year - final system 9