Regularity-Constrained Floorplanning for Multi-Core Processors Xi Chen and Jiang Hu (Department of ECE Texas A&M University), Ning Xu (College of CST Wuhan.

Slides:



Advertisements
Similar presentations
Optimal Bus Sequencing for Escape Routing in Dense PCBs H.Kong, T.Yan, M.D.F.Wong and M.M.Ozdal Department of ECE, University of Illinois at U-C ICCAD.
Advertisements

THERMAL-AWARE BUS-DRIVEN FLOORPLANNING PO-HSUN WU & TSUNG-YI HO Department of Computer Science and Information Engineering, National Cheng Kung University.
An Array-Based Algorithm for Simultaneous Multidimensional Aggregates By Yihong Zhao, Prasad M. Desphande and Jeffrey F. Naughton Presented by Kia Hall.
An Effective Floorplanning Algorithm in Mixed Mode Placement Integrated with Rectilinear- Shaped Optimization for Soft Blocks Changqi Yang, Xianlong Hong,
1 of 14 1 /23 Flexibility Driven Scheduling and Mapping for Distributed Real-Time Systems Paul Pop, Petru Eles, Zebo Peng Department of Computer and Information.
Meng-Kai Hsu, Sheng Chou, Tzu-Hen Lin, and Yao-Wen Chang Electronics Engineering, National Taiwan University Routability Driven Analytical Placement for.
A Size Scaling Approach for Mixed-size Placement Kalliopi Tsota, Cheng-Kok Koh, Venkataramanan Balakrishnan School of Electrical and Computer Engineering.
Shuai Li and Cheng-Kok Koh School of Electrical and Computer Engineering, Purdue University West Lafayette, IN, Mixed Integer Programming Models.
Ripple: An Effective Routability-Driven Placer by Iterative Cell Movement Xu He, Tao Huang, Linfu Xiao, Haitong Tian, Guxin Cui and Evangeline F.Y. Young.
Paul Falkenstern and Yuan Xie Yao-Wen Chang Yu Wang Three-Dimensional Integrated Circuits (3D IC) Floorplan and Power/Ground Network Co-synthesis ASPDAC’10.
Coupling-Aware Length-Ratio- Matching Routing for Capacitor Arrays in Analog Integrated Circuits Kuan-Hsien Ho, Hung-Chih Ou, Yao-Wen Chang and Hui-Fang.
An Optimal Algorithm of Adjustable Delay Buffer Insertion for Solving Clock Skew Variation Problem Juyeon Kim, Deokjin Joo, Taehan Kim DAC’13.
Spie98-1 Evolutionary Algorithms, Simulated Annealing, and Tabu Search: A Comparative Study H. Youssef, S. M. Sait, H. Adiche
Routability-Driven Blockage-Aware Macro Placement Yi-Fang Chen, Chau-Chin Huang, Chien-Hsiung Chiou, Yao-Wen Chang, Chang-Jen Wang.
Fixed-outline Floorplanning Through Better Local Search
NuCAD ACG - Adjacent Constraint Graph for General Floorplans Hai Zhou and Jia Wang ICCD 2004, San Jose October 11-13, 2004.
Placement 1 Outline Goal What is Placement? Why Placement?
Processing Rate Optimization by Sequential System Floorplanning Jia Wang 1, Ping-Chih Wu 2, and Hai Zhou 1 1 Electrical Engineering & Computer Science.
Triple Patterning Aware Detailed Placement With Constrained Pattern Assignment Haitong Tian, Yuelin Du, Hongbo Zhang, Zigang Xiao, Martin D.F. Wong.
1 of 14 1 / 18 An Approach to Incremental Design of Distributed Embedded Systems Paul Pop, Petru Eles, Traian Pop, Zebo Peng Department of Computer and.
Chip Planning 1. Introduction Chip Planning:  Deals with large modules with −known areas −fixed/changeable shapes −(possibly fixed locations for some.
8/15/ VLSI Physical Design Automation Prof. David Pan Office: ACES Lecture 8. Floorplanning (2)
CSE 242A Integrated Circuit Layout Automation Lecture 5: Placement Winter 2009 Chung-Kuan Cheng.
Accurate Process-Hotspot Detection Using Critical Design Rule Extraction Y. Yu, Y. Chan, S. Sinha, I. H. Jiang and C. Chiang Dept. of EE, NCTU, Hsinchu,
Mixed Non-Rectangular Block Packing for Non-Manhattan Layout Architectures M. Wu, H. Chen and J. Jou Department of EE, NCTU HsinChu, Taiwan ISQED 2011.
A Topology-based ECO Routing Methodology for Mask Cost Minimization Po-Hsun Wu, Shang-Ya Bai, and Tsung-Yi Ho Department of Computer Science and Information.
1 CE 530 Molecular Simulation Lecture 7 David A. Kofke Department of Chemical Engineering SUNY Buffalo
 Optimal Packing of High- Precision Rectangles By Eric Huang & Richard E. Korf 25 th AAAI Conference, 2011 Florida Institute of Technology CSE 5694 Robotics.
Xin-Wei Shih and Yao-Wen Chang.  Introduction  Problem formulation  Algorithms  Experimental results  Conclusions.
Placement by Simulated Annealing. Simulated Annealing  Simulates annealing process for placement  Initial placement −Random positions  Perturb by block.
Simulated Annealing.
Pattern Selection based co-design of Floorplan and Power/Ground Network with Wiring Resource Optimization L. Li, Y. Ma, N. Xu, Y. Wang and X. Hong WuHan.
Block-level 3D IC Design with Through-Silicon-Via Planning Dae Hyun Kim, Rasit Onur Topaloglu, and Sung Kyu Lim Department of Electrical and Computer Engineering,
Seongbo Shim, Yoojong Lee, and Youngsoo Shin Lithographic Defect Aware Placement Using Compact Standard Cells Without Inter-Cell Margin.
Are Floorplan Representations Important in Digital Design? H. H. Chan, S. N. Adya, I. L. Markov The University of Michigan.
1 Modern Floorplanning Based on Fast Simulated Annealing Tung-Chieh Chen* and Yao-Wen Chang* # Graduate Institute of Electronics Engineering* Department.
SPANISH CRYPTOGRAPHY DAYS (SCD 2011) A Search Algorithm Based on Syndrome Computation to Get Efficient Shortened Cyclic Codes Correcting either Random.
TSV-Aware Analytical Placement for 3D IC Designs Meng-Kai Hsu, Yao-Wen Chang, and Valerity Balabanov GIEE and EE department of NTU DAC 2011.
1 Global Routing Method for 2-Layer Ball Grid Array Packages Yukiko Kubo*, Atsushi Takahashi** * The University of Kitakyushu ** Tokyo Institute of Technology.
VLSI Physical Design: From Graph Partitioning to Timing Closure Chapter 5: Global Routing © KLMH Lienig 1 EECS 527 Paper Presentation High-Performance.
Bus-Driven Floorplanning Hua Xiang*, Xiaoping Tang +, Martin D. F. Wong* * Univ. Of Illinois at Urbana-Champaign + Cadence Design Systems Inc.
Bus-Pin-Aware Bus-Driven Floorplanning B. Wu and T. Ho Department of Computer Science and Information Engineering NCKU GLSVLSI 2010.
Massachusetts Institute of Technology 1 L14 – Physical Design Spring 2007 Ajay Joshi.
Placement. Physical Design Cycle Partitioning Placement/ Floorplanning Placement/ Floorplanning Routing Break the circuit up into smaller segments Place.
Tao Lin Chris Chu TPL-Aware Displacement- driven Detailed Placement Refinement with Coloring Constraints ISPD ‘15.
Deferred Decision Making Enabled Fixed- Outline Floorplanner Jackey Z. Yan and Chris Chu DAC 2008.
Pattern Sensitive Placement For Manufacturability Shiyan Hu, Jiang Hu Department of Electrical and Computer Engineering Texas A&M University College Station,
Dept. of Electrical and Computer Engineering The University of Texas at Austin E-Beam Lothography Stencil Planning and Optimization wit Overlapped Characters.
1. Placement of Digital Microfluidic Biochips Using the T-tree Formulation Ping-Hung Yuh 1, Chia-Lin Yang 1, and Yao-Wen Chang 2 1 Dept. of Computer Science.
Non-Slicing Floorplanning Joanna Ho David Lee David Omoto.
A Memetic Algorithm for VLSI Floorplanning Maolin Tang, Member, IEEE, and Xin Yao, Fellow, IEEE IEEE TRANSACTIONS ON SYSTEMS, MAN, AND CYBERNETICS—PART.
Fishbone: A Block-Level Placement and Routing Scheme Fan Mo and Robert K. Brayton EECS, UC Berkeley.
Test Architecture Design and Optimization for Three- Dimensional SoCs Li Jiang, Lin Huang and Qiang Xu CUhk Reliable Computing Laboratry Department of.
Solving the Maximum Cardinality Bin Packing Problem with a Weight Annealing-Based Algorithm Kok-Hua Loh University of Maryland Bruce Golden University.
Hsing-Chih Chang Chien Hung-Chih Ou Tung-Chieh Chen Ta-Yu Kuan Yao-Wen Chang Double Patterning Lithography-Aware Analog Placement.
A Stable Fixed-outline Floorplanning Method Song Chen and Takeshi Yoshimura Graduate School of IPS, Waseda University March, 2007.
Simultaneous Analog Placement and Routing with Current Flow and Current Density Considerations H.C. Ou, H.C.C. Chien and Y.W. Chang Electronics Engineering,
ILP-Based Inter-Die Routing for 3D ICs Chia-Jen Chang, Pao-Jen Huang, Tai-Chen Chen, and Chien-Nan Jimmy Liu Department of Electrical Engineering, National.
Yu-Wei Wu Yi-Yu Shi Sudip Roy Tsung-Yi Ho3
Routability-driven Floorplanning With Buffer Planning Chiu Wing Sham Evangeline F. Y. Young Department of Computer Science & Engineering The Chinese University.
BOB-Router: A New Buffering-Aware Global Router with Over-the-Block Routing Resources Yilin Zhang1, Salim Chowdhury2 and David Z. Pan1 1 Department of.
By P.-H. Lin, H. Zhang, M.D.F. Wong, and Y.-W. Chang Presented by Lin Liu, Michigan Tech Based on “Thermal-Driven Analog Placement Considering Device Matching”
1 NTUplace: A Partitioning Based Placement Algorithm for Large-Scale Designs Tung-Chieh Chen 1, Tien-Chang Hsu 1, Zhe-Wei Jiang 1, and Yao-Wen Chang 1,2.
1 Floorplanning of Pipelined Array (FoPA) Modules using Sequence Pairs Matt Moe Herman Schmit.
The Early Days of Automatic Floorplan Design
RTL Design Flow RTL Synthesis HDL netlist logic optimization netlist Library/ module generators physical design layout manual design a b s q 0 1 d clk.
Unified Adaptivity Optimization of Clock and Logic Signals Shiyan Hu and Jiang Hu Dept of Electrical and Computer Engineering Texas A&M University.
Partial Reconfigurable Designs
Sequence Pair Representation
Sheqin Dong, Song Chen, Xianlong Hong EDA Lab., Tsinghua Univ. Beijing
Presentation transcript:

Regularity-Constrained Floorplanning for Multi-Core Processors Xi Chen and Jiang Hu (Department of ECE Texas A&M University), Ning Xu (College of CST Wuhan University of Technology) ISPD 2011

Outline Introduction Regularity issue Problem formulation and contributions Preliminaries Regularity in sequence pair and algorithm Experimental results and conclusions

Introduction Multi-core to Many-core era  CPU and GPU Homogeneous to Heterogeneous era  IBM Cell processor, Intel i5, i7 Floorplanning of multi-core design in less cores can be handled manually. But, for now, it is more difficult.  Due to # cores, heterogeneous system, etc.

Introduction (cont.) If multiple identical cores are adopted, they are preferred to be placed in a regular array.  Design simplicity, modularity and easy management of physical resources

Regularity issue Like symmetrical layout in analog circuit, but still different. In analog placement, array blocks of the same type of device are compacted together in order to reduce the effect of spatially- dependent variations. In multi-core processor floorplanning, non- array blocks can be placed between array blocks and one group of array blocks can be placed inside of another group of array blocks.

Problem formulation Inputs  A set of n blocks, each with area A i where i = 1, 2, …n.  A set of i nets N 1, N 2,…, N i among the n blocks.  A set of k array groups G 1, G 2,…,G k. Each array group is a subset of the blocks that must be placed in a regular array. An array group is composed by blocks of identical size and shape, which are usually processor cores or memory cores.

Problem formulation (cont.) Goal and constraints  Construct a floorplan F that satisfies non- overlapping and the regularity constraint, and minimizes the cost.  The cores are required to be placed in an array, the shape of the array, which is decided by the number of rows and columns, is flexible.  The blocks in an array group do not have to be placed next to each other.

Contributions Algorithm is based on sequence-pair and simulated annealing.  On how to encode the regularity constraint in sequence-pair.  And how to achieve the regularity in packing procedure. Claims that this is the first work on regularity-constrained floorplanning.

Preliminaries Floorplan?  Floor + Plan An example  SUN Niagara-3 processor

GTX470↑ i7↓ Cell Processor↑ i5↓

Preliminaries (cont.) Floorplan representations  Slicing tree, B*-tree, Sequence pair, etc. Each of them represents the floorplan in relative order.

Preliminaries (cont.) Area computation  By the bonding rectangle

Preliminaries (cont.) Wirelength estimation  Clique model, star model, spanning tree, Steiner tree, half-perimeter (bonding box), etc.

Preliminaries (cont.) Sequence pair (SP) representation basics  Represent a packing by a pair of module permutations called sequence-pair (e.g., (s1,s2) = (abdecf, cbfade)).  Moves Swap two modules in the first sequence. Swap two modules in both sequences. Rotate a module.  x’ is after (before) x in both sequences ⇒ x’ is right (left) to x.  x’ is after (before) x in s1 and before (after) x in s2 ⇒ x’ is below (above) x.

Preliminaries (cont.) Packing in SP

Regularity in sequence pair In relative order  Some terms Common subsequence (CS) Reversely CS Regularity subsequence-pair (RSP) Row (column) based RSP

Example of CS and reversely CS A sequence-pair (, ) 3 CSs (0, 3), (1, 4) and (2, 5) for the 3 rows block 0, 1 and 2 form a reversely CS.

Lemma The necessary condition that m blocks lead to a p×q array floorplan  The m blocks constitute p common subsequences of length q and q reversely common subsequences of length p in the sequence-pair.

RSP and Row (column) based RSP RSP  A contiguous subsequence of length m that satisfies Lemma in a sequence-pair is called regularity subsequence-pair. Row (column) based RSP  A RSP where each (inversely) CS corresponding a row (column) is contiguous.

Embed non-array blocks

Rule 1 A non-array block can be inside both or neither of α and β sequences of a RSP. A non-array block cannot be inside one of α and β sequences but outside of the other for a RSP.

If violated rule 1…  (, ) is not allowed.

Rule 2 A non-array block can be inside both or neither of α and β part of a contiguous (reversely) common subsequence in a row (column) based RSP. A non-array block cannot be inside one of α and β part but outside of the other for a contiguous (reversely) common subsequence in a row (column) based RSP.

If violated rule 2… (, ) is not allowed.

Regularity in sequence pair (cont.) In packing  If no non-array block inside an array, i.e., no non-array block is inside a RSP, then the array can be pre-packed into a single object, with or without spacing.  If there is any non-array block inside an array, then the minimum uniform spacing is decided by the largest dimension among the non-array blocks.

Expansion

Algorithm In fact, typical sequence pair with SA is applied.  Move types and regularity encoding are the differences compared the typical one. Objective function where λ is a user-specified weight

Move types Changing the factorization of an array group.  For example, a 2×6 array can be changed to a 3×4 array or other factorizations. Changing the RSP for an array group between row- based and column-based. Moving a non-array block into (or outside) a RSP. Swapping two non-array blocks. Rotating a non-array block. Rotating all blocks in an array group. Swapping two blocks in the same array group.  Only affect wirelength

Flow Initial SP generation considering regularity. Apply SA for different results iteratively. Evaluate the cost after each move. Stop until the stopping criterions are reached.  Not mentioned in the text.

Experimental results Environment  C++ on Windows  2.5GHz Intel Core 2 Duo processor and 2GB memory Benchmarks  Modified MCNC and GSRC benchmarks Parameters  λ=0.5 and 0 for two different experiments

Experimental results (cont.) It is compared with manual prefix method since this is the first work.  Those blocks in the same array group are preplaced in the array manually and form a big block.  Apply conventional floorplanning with the big blocks and other blocks.

Comparison with λ=0.5 Since array blocks have many factorizations, results of MP are the most smallest from all factorizations.

Plotted results for comparison

Area minimization only (λ=0) The higher the area usage, the smaller the wasted space.

Visualized result n100 as an example  By the proposed approach  By the manual prefix

Conclusions Proposes a floorplan algorithm for regularity-constrained design. Regularity in SP representation Obtain better results compared with naïve method.