Advanced SW/HW Optimization Techniques for Application Specific MCSoC m5151117 Yumiko Kimezawa Supervised by Prof. Ben Abderazek Graduate School of Computer.

Slides:



Advertisements
Similar presentations
Yaron Doweck Yael Einziger Supervisor: Mike Sumszyk Spring 2011 Semester Project.
Advertisements

Maciej Gołaszewski Tutor: Tadeusz Sondej, PhD Design and implementation of softcore dual processor system on single chip FPGA Design and implementation.
Ultrasonic signal processing platform for nondestructive evaluation (NDE) Raymond Smith Advisors: Drs. In Soo Ahn, Yufeng Lu May 6, 2014.
Nios II Processor-Based Self- Adaptive QRS Detection System Institution: Indian Institute of Technology, Kharagpur Participants: Sai Prashanth, Prashant.
Real-Time Video Analysis on an Embedded Smart Camera for Traffic Surveillance Presenter: Yu-Wei Fan.
Week 1- Fall 2009 Dr. Kimberly E. Newman University of Colorado.
© 2004 Xilinx, Inc. All Rights Reserved Implemented by : Alon Ben Shalom Yoni Landau Project supervised by: Mony Orbach High speed digital systems laboratory.
Department of Electrical and Computer Engineering Texas A&M University College Station, TX Abstract 4-Level Elevator Controller Lessons Learned.
Mahapatra-Texas A&M-Fall'001 cosynthesis Introduction to cosynthesis Rabi Mahapatra CPSC498.
Define Embedded Systems Small (?) Application Specific Computer Systems.
Configurable System-on-Chip: Xilinx EDK
ADAPTIVE TRAFFIC CONTROLLER Professor Doshi Peter Petrakis (team manager) Marcin Celmer Matt Wilhelm Tom Stack.
Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab Project performed by: Naor Huri Idan Shmuel.
Reconfigurable Computing in the Undergraduate Curriculum Jason D. Bakos Dept. of Computer Science and Engineering University of South Carolina.
Device Driver for Generic ASC Module - Project Presentation - By: Yigal Korman Erez Fuchs Instructor: Evgeny Fiksman Sponsored by: High Speed Digital Systems.
ECE Department: University of Massachusetts, Amherst Lab 1: Introduction to NIOS II Hardware Development.
Implementation of DSP Algorithm on SoC. Mid-Semester Presentation Student : Einat Tevel Supervisor : Isaschar Walter Accompaning engineer : Emilia Burlak.
Implementation of DSP Algorithm on SoC. Characterization presentation Student : Einat Tevel Supervisor : Isaschar Walter Accompany engineer : Emilia Burlak.
Kabuki 2800 “a real-time digital audio effects system for performance” team “Big Country” presents ECEN4610 Preliminary Design Review 14 September 2006.
Classification of Electrocardiogram (ECG) Waveforms for the Detection of Cardiac Problems By Enda Moloney.
OS Implementation On SOPC Final Presentation
Argonne National Laboratory is managed by The University of Chicago for the U.S. Department of Energy P0 Feedback Project: Merging EPICS with FPGA’s Nicholas.
Out-of-Order OpenRISC 2 semesters project Semester A: Implementation of OpenRISC on XUPV5 board Final A Presentation By: Vova Menis-Lurie Sonia Gershkovich.
Advanced Phasor Measurement Units for the Real-Time Monitoring
By: Nadav Haklai & Noam Rabinovici Supervisors: Mike Sumszyk & Roni Lavi Semester:Spring 2010.
An FPGA implementation of real-time QRS detection H.K.Chatterjee Dept. of ECE Camellia School of Engineering & Technology Kolkata India R.Gupta, J.N.Bera,
USB host for web camera connection
Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab Spring 2009.
Optimization of System Performance using OpenMP m Yumiko Kimezawa May 25, 20111RPS.
1.  Project Goals.  Project System Overview.  System Architecture.  Data Flow.  System Inputs.  System Outputs.  Rates.  Real Time Performance.
Diffuse Optical Tomography Optimization and Miniaturization ECE 4902-Spring 2014 Thomas Capuano (EE&BME), Donald McMenemy (EE), David Miller (EE), Dhinakaran.
Research Summary and Schedule m Yumiko Kimezawa August 1, 20121RPS.
Adding the TSE component to BANSMOM system and Software Development m Yumiko Kimezawa October 4, 20121RPS.
Trigger design engineering tools. Data flow analysis Data flow analysis through the entire Trigger Processor allow us to refine the optimal architecture.
Project Goals 1.Get to know Quartus SoPC builder environment 2.Stream 2.Stream Video 3.Build 3.Build foundation for part B - Tracking system.
By: Oleg Schtofenmaher Maxim Fudim Supervisor: Walter Isaschar Characterization presentation for project Winter 2007 ( Part A)
1 3-General Purpose Processors: Altera Nios II 2 Altera Nios II processor A 32-bit soft core processor from Altera Comes in three cores: Fast, Standard,
Elad Hadar Omer Norkin Supervisor: Mike Sumszyk Winter 2010/11, Single semester project. Date:22/4/12 Technion – Israel Institute of Technology Faculty.
Dr. Alireza Ghorshi Dr. Mohammad Mortazavi Dr. Mohammad Khansari Dr. Alireza Nemany Pour.
ADVANCED DIGITAL STETHOSCOPE PHASE I SECOND REVIEW BY E.MURUGA LAKSHMI (ROLL NO:12) Project Guide: Dr. E.JANARTHANAN Department of ECE.
IV. Implementation system by Hardware Fig.3 Experimental system.
Towards the Design of Heterogeneous Real-Time Multicore System m Yumiko Kimezawa February 1, 20131MT2012.
© 2010 Altera Corporation—Public Easily Build Designs Using Altera’s Video and Image Processing Framework 2010 Technology Roadshow.
COMPUTER ORGANIZATIONS CSNB123. COMPUTER ORGANIZATIONS CSNB123 Why do you need to study computer organization and architecture? Computer science and IT.
NIOS II Ethernet Communication Final Presentation
Towards the Design of Heterogeneous Real-Time Multicore System Adaptive Systems Laboratory, Master of Computer Science and Engineering in the Graduate.
Study of Heart Disease and Analysis of PPD Algorithm m Yumiko Kimezawa October 28, 2011RPS1.
- Funcational Verification with Modelsim 1 Interfacing Customized Components with Avalon Interconnect (II) Gang Chen.
Electrocardiogram (ECG) application operation – Part A Performed By: Ran Geler Mor Levy Instructor:Moshe Porian Project Duration: 2 Semesters Spring 2012.
EKT303/4 PRINCIPLES OF PRINCIPLES OF COMPUTER ARCHITECTURE (PoCA)
Final Presentation Implementation of DSP Algorithm on SoC Student : Einat Tevel Supervisor : Isaschar Walter Accompanying engineer : Emilia Burlak The.
Network On Chip Platform
Jason Li Jeremy Fowers 1. Speedups and Energy Reductions From Mapping DSP Applications on an Embedded Reconfigurable System Michalis D. Galanis, Gregory.
Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab Project performed by: Naor Huri Idan Shmuel.
Research Progress Seminar
Additional Hardware Optimization m Yumiko Kimezawa October 25, 20121RPS.
Advanced Hardware/Software Optimization Techniques for Application Specific MCSoC m Yumiko Kimezawa Supervised by Prof. Ben Abderazek Adapted Systems.
S Yumiko Kimezawa A design of the ECG prototype system for two leads November 5, 20101Preliminary presentation.
Lecture 7: Overview Microprocessors / microcontrollers.
Non-invasive fetal electrocardiogram measurements Adviser :蔡亮宙 Student ;蔡政宏.
Advanced SW/HW Optimization Techniques for Application Specific MCSoC m Yumiko Kimezawa Supervised by Prof. Ben Abderazek Graduate School of Computer.
Implementation of Real Time Image Processing System with FPGA and DSP Presented by M V Ganeswara Rao Co- author Dr. P Rajesh Kumar Co- author Dr. A Mallikarjuna.
CEng3361/18 CENG 336 INT. TO EMBEDDED SYSTEMS DEVELOPMENT Spring 2007 Recitation 01.
Investigation of BANSMOM System m Yumiko Kimezawa February 3, 20121RPS.
System on a Programmable Chip (System on a Reprogrammable Chip)
Digital Signal Processor HANYANG UNIVERSITY 학기 Digital Signal Processor 조 성 호 교수님 담당조교 : 임대현
January 21, 2011GT20101 Multicore SoC Architecture and Prototyping for Parallel ECG Processing s Yumiko Kimezawa Supervised by Prof. Abderazek Ben.
February 1, 2011GT20101 Multicore SoC Architecture and Prototyping for Parallel ECG Processing s Yumiko Kimezawa Supervised by Prof. Abderazek Ben.
Lab 1: Using NIOS II processor for code execution on FPGA
Hardware Support for Embedded Operating System Security
Presentation transcript:

Advanced SW/HW Optimization Techniques for Application Specific MCSoC m Yumiko Kimezawa Supervised by Prof. Ben Abderazek Graduate School of Computer Science and Engineering Adaptive Systems Laboratory September 8, 2011Research Plan Seminar1

Outline 1.Background 2.Problems 3.Research Goal 4.Research Approach 5.Research Schedule September 8, 2011Research Plan Seminar2

Background Electrocardiography (ECG) -Electrical activity of the heart -Used for diagnosis of heart disease Processing ECG signals involves heavy computation Previous proposed ECG processing system -Parallel processing using additional cores for analyzing ECG signals September 8, 2011Research Plan Seminar3

Background Period-Peaks Detection (PPD) Algorithm (1) Figure: A typical ECG graph September 8, 20114Research Plan Seminar

Period detection Peaks processing Data reading Derivation Autocorrelation Finding interval Extraction Store of results Discrimination September 8, 20115Research Plan Seminar Background Period-Peaks Detection (PPD) Algorithm (2) A. Ben Abdallah, Y. Haga, K. Kuroda, An Efficient Algorithm and Embedded Multicore Implementation for ECG Analysis in Multi-lead Electrocardiogram Records, IEEE Proc. of the 39th he International Conference on Parallel Processing, San Diego, pp , Sept , 2010.An Efficient Algorithm and Embedded Multicore Implementation for ECG Analysis in Multi-lead Electrocardiogram Records

The system consists of mainly 2 modules Master module -Signal reading, filtering and display part PPD module -Analyzing ECG signal using Period-Peaks Detection (PPD) algorithm August 22, 20116Master's Thesis Research PlanSeptember 8, 20116Research Plan Seminar Background System Base Architecture (1)

3-lead system is implemented ADC 1 ADC 12 FIR 1 FIR12 Buffer ECG Signal Analysis 1:Signal reading 2:Filtering3:Analysis4:Display 12 leads External Memory Patient: A P = # mV Q = # mV R = # mV S = # mV T = # mV U = # mV Interval = # ms Not implemented Our ideal system architecture September 8, Research Plan Seminar Background System Base Architecture* (2) * A. Ben Abdallah, Y. Haga, K. Kuroda, An Efficient Algorithm and Embedded Multicore Implementation for ECG Analysis in Multi-lead Electrocardiogram Records, IEEE Proc. of the 39th he International Conference on Parallel Processing, San Diego, pp , Sept , 2010.An Efficient Algorithm and Embedded Multicore Implementation for ECG Analysis in Multi-lead Electrocardiogram Records Single lead3-lead Logic utilization15%38% Processing time s s

Problems BANSMOM runs sample data only -Can not read actual data -Difficultly in estimation of real processing time -Cannot estimate real system complexity and power Low hardware usability -The more leads, the more larger logic utilization Current driver software is not well parallelized September 8, 20118Research Plan Seminar

Research Goal Research about software and hardware optimization techniques for Embedded Multicore SoC (BANSMOM) -Capturing and analyzing of real ECG signals -Research about HW optimization -Parallelizing PPD algorithm (driver software) September 8, 20119Research Plan Seminar

Research Approach (1) Hardware/Software optimization -Hardware Adding A/D converters Fast data transfer between each memory DMA controller -Software Parallelizing Period-Peaks Detection (PPD) algorithm by refining the code and looking for parallel tasks September 8, 2011Research Plan Seminar10

Research Approach (2) : Data flow : Control signal : Data flow : Control signal Graphic LCD Controller Master CPU Memory Master CPU Memory Master CPU Timer Graphic LCD Graphic LCD LED JTAG UART JTAG UART PPD Module Master Module LED Controller LED Controller Avalon Bus FIR Filter Timer Slave CPU Memory Slave CPU External Memory External Memory Shared Memory Shared Memory FPGA Analog ECG data from the sensor Line-in Data conversion HSMC A/D converter DMA controller September 8, Research Plan Seminar

Evaluation Methodology Environment -Language: Verilog HDL -Tools: Quartus II, SOPC Builder, and NIOS II IDE -Target device: Stratix III DSP Board (EP3SL150F1152C2) -Sensor: Pulse wave/PCG sensor TK-701T -Target data: actual ECG signals Parameters -Hardware complexity -Processing time September 8, Research Plan Seminar Stratix III Sensor

September 8, Research Plan Seminar Investigating suitable resolution and sampling rate for A/D conversion Selecting appropriate an A/D converter Adding the A/D converter into the system Getting actual data using the sensor Adding DMA controller into the system Optimization of software Verification of the system Writing master’s thesis Research Schedule

Thank you for listening September 8, Research Plan Seminar

September 8, 2011Research Plan Seminar15

16 Period detection Peaks detection Reading data Derivation Autocorrelation Find interval Extraction of max point Store results Discrimination Research Plan Seminar Based on autocorrelation approach Research Approach (2) Parallelizing this phase September 8, 2011

September 8, Research Plan Seminar Investigating suitable resolution and sampling rate for A/D conversion Selecting appropriate an A/D converter Adding the A/D converter into the system Getting actual data using the sensor Adding DMA controller into the system Optimization of software Verification of the system Writing master’s thesis Research Schedule