SEMINAR ON IC FABRICATION MD.ASLAM ADM NO:05-125,ETC/2008.

Slides:



Advertisements
Similar presentations
MICROELECTROMECHANICAL SYSTEMS ( MEMS )
Advertisements

FABRICATION PROCESSES
Budapest University of Technology and Economics Department of Electron Devices Microelectronics, BSc course Technology
CMOS Fabrication EMT 251.
Wally Dream Job.
For the exclusive use of adopters of the book Introduction to Microelectronic Fabrication, Second Edition by Richard C. Jaeger. ISBN © 2002.
ECE/ChE 4752: Microelectronics Processing Laboratory
VLSI Design Lecture 2: Basic Fabrication Steps and Layout
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #6.
1 Microelectronics Processing Course - J. Salzman - Jan Microelectronics Processing Oxidation.
Ksjp, 7/01 MEMS Design & Fab IC/MEMS Fabrication - Outline Fabrication overview Materials Wafer fabrication The Cycle: Deposition Lithography Etching.
Design and Implementation of VLSI Systems (EN1600) lecture04 Sherief Reda Division of Engineering, Brown University Spring 2008 [sources: Sedra/Prentice.
MSE-630 Dopant Diffusion Topics: Doping methods Resistivity and Resistivity/square Dopant Diffusion Calculations -Gaussian solutions -Error function solutions.
The Physical Structure (NMOS)
The Deposition Process
YoHan Kim  Thin Film  Layer of material ranging from fractions of nanometer to several micro meters in thickness  Thin Film Process 
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #5.
Thin Film Deposition Prof. Dr. Ir. Djoko Hartanto MSc
MEMs Fabrication Alek Mintz 22 April 2015 Abstract
Device Fabrication Example
Theory and Fabrication of Integrated Circuits Lecture. No. 04 Prof. Dr. Wajiha Shah.
Chemical Vapor Deposition This presentation is partially animated. Only use the control panel at the bottom of screen to review what you have seen. When.
Chapter 8 Ion Implantation Instructor: Prof. Masoud Agah
ECE/ChE 4752: Microelectronics Processing Laboratory
ISAT 436 Micro-/Nanofabrication and Applications MOS Transistor Fabrication David J. Lawrence Spring 2001.
Chapter 8 Ion Implantation
CS/EE 6710 CMOS Processing. N-type Transistor + - i electrons Vds +Vgs S G D.
Microelectronic Device Fabrication
Fabrication of Active Matrix (STEM) Detectors
반도체 제작 공정 재료공정실험실 동아대학교 신소재공학과 손 광 석 隨處作主立處開眞
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #2. Chip Fabrication  Silicon Ingots  Wafers  Chip Fabrication Steps (FEOL, BEOL)  Processing Categories 
1. A clean single crystal silicon (Si) wafer which is doped n-type (ColumnV elements of the periodic table). MOS devices are typically fabricated on a,
Chapter 4 Overview of Wafer Fabrication
Gas-to Solid Processing surface Heat Treating Carburizing is a surface heat treating process in which the carbon content of the surface of.
I.C. Technology Processing Course Trinity College Dublin.
SEMINAR PRESENTATION ON IC FABRICATION PROCESS
Introduction to CMOS VLSI Design CMOS Fabrication and Layout Harris, 2004 Updated by Li Chen, 2010.
Elemental silicon is melted and grown into a single crystal ingot Single crystal ingot being grown Completed silicon ingot.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #3. Diffusion  Introduction  Diffusion Process  Diffusion Mechanisms  Why Diffusion?  Diffusion Technology.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #4. Ion Implantation  Introduction  Ion Implantation Process  Advantages Compared to Diffusion  Disadvantages.
Top Down Manufacturing
ISAT 436 Micro-/Nanofabrication and Applications Thermal Oxidation David J. Lawrence Spring 2004.
By: Joaquin Gabriels November 24 th,  Overview of CMOS  CMOS Fabrication Process Overview  CMOS Fabrication Process  Problems with Current CMOS.
NanoFab Trainer Nick Reeder June 28, 2012.
Top Down Method Etch Processes
Introduction EE1411 Manufacturing Process. EE1412 What is a Semiconductor? Low resistivity => “conductor” High resistivity => “insulator” Intermediate.
Spencer/Ghausi, Introduction to Electronic Circuit Design, 1e, ©2003, Pearson Education, Inc. Chapter 3, slide 1 Introduction to Electronic Circuit Design.
IC Processing. Initial Steps: Forming an active region Si 3 N 4 is etched away using an F-plasma: Si3dN4 + 12F → 3SiF 4 + 2N 2 Or removed in hot.
ISAT 436 Micro-/Nanofabrication and Applications Photolithography David J. Lawrence Spring 2004.
NMOS FABRICATION 1. Processing is carried out on a thin wafer cut from a single crystal of silicon of high purity into which the required p-impurities.
CORPORATE INSTITUTE OF SCIENCE & TECHNOLOGY, BHOPAL DEPARTMENT OF ELECTRONICS & COMMUNICATIONS NMOS FABRICATION PROCESS - PROF. RAKESH K. JHA.
©2008 R. Gupta, UCSD COSMOS Summer 2008 Chips and Chip Making Rajesh K. Gupta Computer Science and Engineering University of California, San Diego.
LITHOGRAPHY IN THE TOP-DOWN PROCESS - BASICS
CMOS VLSI Fabrication.
CMOS FABRICATION.
Mar 24 th, 2016 Inorganic Material Chemistry. Gas phase physical deposition 1.Sputtering deposition 2.Evaporation 3.Plasma deposition.
Patterning - Photolithography
CMOS Fabrication EMT 251.
Deposition Techniques
서강대학교 기계공학과 최범규(Choi, Bumkyoo)
Integrated Circuits.
CMOS Fabrication CMOS transistors are fabricated on silicon wafer
Fabrication Process terms
Lecture 4 Fundamentals of Multiscale Fabrication
VLSI System Design LEC3.1 CMOS FABRICATION REVIEW
Chapter 8 Ion Implantation
Silicon Wafer cm (5’’- 8’’) mm
Chapter 1.
CSE 87 Fall 2007 Chips and Chip Making
Basic Planar Process 1. Silicon wafer (substrate) preparation
Presentation transcript:

SEMINAR ON IC FABRICATION MD.ASLAM ADM NO:05-125,ETC/2008

HIGHLIGHTS INTRODUCTION OXIDATION PHOTOLITHOGRAPHY ETCHING SPUTTERING DIFFUSION CHEMICAL DEPOSITION ION IMPLANTION EPITAXY

INTRODUCTION INTEGRATED CIRCUITS(IC)S ARE THE TWENTIETH CENTURY’S MOST IMPORTANT INVENTION. THE FIRST IC WAS INTRODUCED BY JHON KILBY OF TEXAS INSTRUMENTS

OXIDATION Oxidation is the processes of converting silicon into silicon dioxide. This process involves directing oxygen against a silicon wafer at a high temperature. The chemical process is as follows: Method 1) using Oxygen: Si + O2> SiO2 Method 2) using Water vapor: Si + H2O SiO2 + 2H2

Above Demonstrates The wafer oxidation On the right is the Device containing Several diffusion tubes.

PHOTOLITHOGRAPHY Photolithography is the process of mask fabrication. This includes the process of transferring a pattern from a mask to the silicon surface. This step is applied many times. The number of masks applied to make the IC is often considered to be a measure of how complex the circuit is.

DEMONSTRATION OF PHOTO- LITHOGRAPHY

ETCHING Etching is the process of removing layers of unwanted silicon, silicon dioxide, aluminum, and other materials from a wafer. This occurs after a wafer has a layer of photoresist which has been exposed to uv light through a mask.

IMPORTANT THINGS FOR ETCHING Repeatability: being able to reproduce the mask details accurately in the silicon. 2) Uniformity: Etch uniformity across the wafer must be consistent. 3) Selectivity: Etch Contrast across the wafer must be high typically 7:1 to 30:1. 4) Slope angle control: The slope of the holes created for etching from 0 to 45 degrees must be accurate to allow for later stages of fabrication. 5) Operator and Environment Safety: The etching process should have operator safety, plant safety, and environmental safety regulations.

6) Radiation damage: The radiation used in etching must not damage the devices created. 7) Thermal distortion: The heat from etching must not damage the silicon in the wafer. 8) Throughput and capital expense: The wafer throughput must be high enough to satisfy the economic requirements and production demands. 9) Cleanliness: The etching equipment must not contaminate the wafer. 10) Mask removal: The photoresist mask must be completely and easily removed

DEMONSTRATION OF THE ETCHING PROCESS

SPUTTERING Sputtering and evaporating are non chemical methods of depositing thin films of material, usually metals, onto a wafer. Some materials deposited include: aluminum, gold, tungsten, molybdenum, silicon dioxide, and silicon. The process of sputtering and evaporating do not involve a chemical reaction between the silicon and the material being deposited onto it.

MATERIALS ARE THROWN AT THE SILICON WAFER.

ATOMS BREAK OFF OR SPUTTER

SPUTTERING MACHINE

DIFFUSION Diffusion is the uniform distribution of impurity atoms (dopants) into a silicon crystal lattice in a wafer. The purpose of introducing impurities is to change the electrical characteristics of silicon to make it either P-type silicon or N-type silicon. Some of the impurities used to produce N-type include: Antimony, Arsenic, and Phosphorus. Some of the impurities used to produce P-type include: Boron, Gallium, and Aluminum.

The P and N sections ,. When joined create an equilibrium The P and N sections ,.  When joined create an equilibrium.  The focus of diffusion is to create these regions on the silicon wafer.

CHEMICAL DEPOSITION The CVD reactor system shown above is a “hot-wall LPDCVD system using a three-zone furnace”. (Whew say that ten time fast)  This would be commonly used to deposit polysilicon, silicon dioxide and silicon nitride.  This is referred to as a low pressure CVD (LPCVD) system.  The reactant gases are introduced at one end and forced through a three-zone furnace out the other end. (The spike thermo-couples are the 3 zones) 

ION IMPLANTATION Ion implantation is a another procedure to introduce impurity atoms to a silicon wafer.  It is like diffusion in its goal but has some advantages.  An ion implanter is a high-voltage particle accelerator that produces a beam of impurity atoms which can penetrate the surface of the wafer.  The basic parts are described in detail. 1. Ion Source.  The source operates at a high voltage and produces plasma containing the desired impurity. Solids can be sputtered to give a wide degree of choice in impurities. 2. Mass Spectrometer. A big magnet bends the ion beam through a right angle to select the desired impurity.  The select ion then passes through a small slit into the main accelerator column.  (Consult figure above.)

MAIN COMPONENTS OF AN ION IMPLANTER

3. High-Voltage Accelerator 3. High-Voltage Accelerator. The accelerator adds up to 175 ke V of energy to accelerate the ions to their final velocity.  These are operated at high voltage so they are encased in a protective shield. 4.Scanning System. X and Y deflection plates scan the beam across the wafer to give uniform distribution and dose of impurity to the wafer.   5. Target Chamber. Silicon wafers are the target for impurity ions.  For safety  the target area is located near a ground and operates in a vacuum.

EPITAXY The term “epitaxial” means “arranged upon”.  An epitaxial film is an essential part of IC fabrication. The process of growing a uniform epitaxial layer on a uniformly doped silicon substrate is known as epitaxy.  The use of epitaxy results in a huge (tenfold) increase in yield during the manufacturing process over the old method of applying diffusion three times.

THANK YOU HAVE A NICE TIME