9/15/09 - L27 CountersCopyright 2009 - Joanne DeGroat, ECE, OSU1 Final Exam Review Exam Time: MONDAY o dark 30 7:30AM this room.

Slides:

Advertisements

Similar presentations

컴퓨터구조론 교수 채수환. 교재 Computer Systems Organization & Architecture John D. Carpinelli, 2001, Addison Wesley.

Advertisements

CSIS 3510 Computer Organization and Architecture Topics covered in this lecture: –Review of De’Morgan’s Theorem –Using De’Morgan’s Theorem –Building a.

التصميم المنطقي Second Course

ITEC 352 Lecture 4 Boolean logic / Karnaugh Maps.

Combinational Logic Circuits Is the logic circuit where the output always depends on the inputs irrespective of the previous state with out the feed back.

ECE 2373 Modern Digital System Design Exam 2. ECE 2372 Exam 2 Thursday March 5 You may use two 8 ½” x 11” pages of information, front and back, write.

Digital Electronics Course Introduction, Number Systems, Conversion between Bases, and Basic Binary Arithmetic (Lecture #1)

1 COMP541 Combinational Logic Montek Singh Jan 16, 2007.

CHAPTER 3 Digital Logic Structures

CSE 171 Introduction to Digital Logic and Microprocessors Prof. Richard E. Haskell 115 Dodge Hall.

ECE 331 – Digital System Design Counters (Lecture #19) The slides included herein were taken from the materials accompanying Fundamentals of Logic Design,

Digital Logic Design Lecture 19. Announcements Homework 6 due Thursday 11/6 Recitation quiz on Monday, 11/10 – Will cover material from lectures 18,19,20.

TDC 311 Digital Logic. Truth Tables  AND  OR  NOT  NAND  NOR  XOR  XNOR.

9/15/09 - L22 Sequential Circuit Design Copyright Joanne DeGroat, ECE, OSU1 Sequential Circuit Design Creating a sequential circuit to address a.

Part 2: DESIGN CIRCUIT. LOGIC CIRCUIT DESIGN x y z F F = x + y’z x y z F Truth Table Boolean Function.

ReVieW Combinational & Sequential Logic Circuit EKT 221 / 4 DIGITAL ELECTRONICS II.

Introduction to Digital Logic Design Appendix A of CO&A Dr. Farag

Digital Computer Concept and Practice Copyright ©2012 by Jaejin Lee Logic Circuits I.

Logic Design A Review. Binary numbers Binary numbers to decimal  Binary 2 decimal  Decimal 2 binary.

©2004 Brooks/Cole FIGURES FOR CHAPTER 4 APPLICATIONS OF BOOLEAN ALGEBRA MINTERM AND MAXTERM EXPANSIONS Click the mouse to move to the next page. Use the.

Instructor: Alexander Stoytchev CprE 281: Digital Logic.

9/15/09 - L7 Two Level Circuit Optimization Copyright Joanne DeGroat, ECE, OSU1 Two Level Circuit Optimiztion An easier way to generate a minimal.

Digital Computer Concept and Practice Copyright ©2012 by Jaejin Lee Logic Circuits I.

Chapter 2Basic Digital Logic1 Chapter 2. Basic Digital Logic2 Outlines  Basic Digital Logic Gates  Two types of digital logic circuits Combinational.

Module 9.  Digital logic circuits can be categorized based on the nature of their inputs either: Combinational logic circuit It consists of logic gates.

Combinational Logic 1.

Digital Electronics Lecture 6 Combinational Logic Circuit Design.

9/15/09 - L15 Decoders, Multiplexers Copyright Joanne DeGroat, ECE, OSU1 Decoders and Multiplexer Circuits.

CSE 171 Introduction to Digital Logic and Microprocessors Prof. Richard E. Haskell 115 Dodge Hall.

Digital Logic Design and Lab School of EECS Seoul National University.

Logic Gates Logic gates are electronic digital circuit perform logic functions. Commonly expected logic functions are already having the corresponding.

Chapter 3: Digital Logic Dr Mohamed Menacer Taibah University

Sequential Design Basics. Lecture 2 topics  A review of devices that hold state A review of Latches A review of Flip-Flops 8/22/2012 – ECE 3561 Lect.

التحليل والتصميم المنطقي DIGITAL DESIGN Instructor : Khalil Alsulbi Mobile : Room : 217.

Chapter 2 Two- Level Combinational Logic. Chapter Overview Logic Functions and Switches Not, AND, OR, NAND, NOR, XOR, XNOR Gate Logic Laws and Theorems.

9/15/09 - L21 Sequential Circuit Analaysis Copyright Joanne DeGroat, ECE, OSU1 Sequential Circuit Analysis.

9/15/09 - L24 Other FF TypesCopyright Joanne DeGroat, ECE, OSU1 Other FF Types.

9/15/09 - L15 Decoders, Multiplexers Copyright Joanne DeGroat, ECE, OSU1 Decoders and Multiplexer Circuits.

Digital Electronics Digital Electronics G.S.UTHAYAKUMAR ST.JOSEPH’S COLLEGE OF ENGINEERING,CHENNAI-119.

Chap 2. Combinational Logic Circuits

ece Parity Used to check for errors Can be either ODD or EVEN Left most bit used as the indicator For EVEN, insert a 0 or a 1 so as to make the.

Lecture 4 Introduction to Boolean Algebra. Binary Operators In the following descriptions, we will let A and B be Boolean variables and define a set of.

Boolean Algebra & Logic Circuits Dr. Ahmed El-Bialy Dr. Sahar Fawzy.

1/16/ CSEE, UQ Lecture 3 Hardware Description Methods, Review of Switching Algebra.

Digital Logic Design Basics Combinational Circuits Sequential Circuits Pu-Jen Cheng Adapted from the slides prepared by S. Dandamudi for the book, Fundamentals.

CEC 220 Digital Circuit Design SOP and POS forms Friday, January 23 CEC 220 Digital Circuit Design Slide 1 of 17.

Figure S1.1 The Motorola MPC 7400 PowerPC CPU. Figure S1.3 Truth table for INCLUSIVE-OR operation.

ELECTRICAL ENGINEERING: PRINCIPLES AND APPLICATIONS, Third Edition, by Allan R. Hambley, ©2005 Pearson Education, Inc. Chapter 7 Logic Circuits.

School of Computer and Communication Engineering, UniMAP DKT 122/3 - DIGITAL SYSTEM I Chapter 0: Introduction Mohd ridzuan mohd nor

CEC 220 Digital Circuit Design SOP and POS forms Friday, Sept 11 CEC 220 Digital Circuit Design Slide 1 of 17.

1 Lecture 24 Transistors A look ahead Course summary.

Digital Logic & Design Dr. Waseem Ikram Lecture 09.

Mu.com.lec 9. Overview Gates, latches, memories and other logic components are used to design computer systems and their subsystems Good understanding.

Combinational Logic Weiqiang Sun. A brief review Logic gates Logic gates AND, OR, NOT AND, OR, NOT NAND, NOR, XOR, XNOR NAND, NOR, XOR, XNOR Boolean algebra.

Lecture 4 Logistics Last lecture --- Boolean algebra Today’s lecture

Lecture 4 Nand, Nor Gates, CS147 Circuit Minimization and

Computer Organization and Design Transistors & Logic - II

CSNB163 Digital Logic Design

Lecture 9 Logistics Last lecture Today HW3 due Wednesday

Princess Sumaya University

Basics Combinational Circuits Sequential Circuits Ahmad Jawdat

FIGURE 4.1 Block diagram of combinational circuit

Boolean Algebra.

Week 7: Gates and Circuits: PART II

CSE 171 Introduction to Digital Logic and Microprocessors

Logic Circuits I Lecture 3.

Special Gates Combinational Logic Gates

XOR Function Logic Symbol  Description  Truth Table 

Copyright Joanne DeGroat, ECE, OSU

Presentation transcript:

9/15/09 - L27 CountersCopyright Joanne DeGroat, ECE, OSU1 Final Exam Review Exam Time: MONDAY o dark 30 7:30AM this room.

9/15/09 - L27 CountersCopyright Joanne DeGroat, ECE, OSU2 Final Exam Topics  Everything from the course lectures is fair game. (A slide will list those items that will not be on the exam.)  Will cover the lectures in groups.

Topics Not on the Final  Arithmetic Binary Subtraction  The Consensus Theorem  Product of Sums  One hot design 9/15/09 - L27 CountersCopyright Joanne DeGroat, ECE, OSU3

Fair Game Topics  Number systems Definitely base 10 and base 2 but any number system could be presented Conversion from base 2 to base 10 Conversion from base 10 to base 2  Arithmetic operations in base 2 Addition Multiplication 9/15/09 - L27 CountersCopyright Joanne DeGroat, ECE, OSU4

Fair Game Topics -2  Numeric cont. BCD numbers ASCII Code Gray Code  Basic Logic Gates AND OR XOR NOT NAND, NOR, XNOR 9/15/09 - L27 CountersCopyright Joanne DeGroat, ECE, OSU5

Fair Game Topics -3  Boolean Algebra Truth Tables for basic functions Basic Identities and Basic Laws Know DeMorgan’s  What is a Dual?  Sum of Products – Minterms and Maxterms  Karnaugh Maps for up to 4 variables  Using K-maps to minimize functions 9/15/09 - L27 CountersCopyright Joanne DeGroat, ECE, OSU6

Fair Game Topics -4  Demultiplexing  Multiplexing  Adders – Half adders and full adders  Incrementers/Decrementers  Basic Sequential units Latches Flip-flops The difference in a latch and a F/F 9/15/09 - L27 CountersCopyright Joanne DeGroat, ECE, OSU7

Fair Game Topics -4  Sequential Circuit Analysis Given a circuit construct state table/state diagram, K-maps, next-state equations  Sequential Circuit Design Given a word problem/state table/state diagram, take the design through to a circuit implementation.  Registers/Shift Registers  Counters 9/15/09 - L27 CountersCopyright Joanne DeGroat, ECE, OSU8