Presentation is loading. Please wait.

Presentation is loading. Please wait.

Copyright Joanne DeGroat, ECE, OSU

Published by진혁 민 Modified over 4 years ago

Similar presentations

Presentation on theme: "Copyright Joanne DeGroat, ECE, OSU"— Presentation transcript:

1 Copyright 2009 - Joanne DeGroat, ECE, OSU
Exam 2 Review 9/15/09 - L24 Other FF Types Copyright Joanne DeGroat, ECE, OSU

2 Copyright 2009 - Joanne DeGroat, ECE, OSU
Exam 2 topics Minimal sum-of-products K-maps AND-OR equivalence with NAND-NAND Multipexers Adders Flip-flops Sequential Circuit Analysis 9/15/09 - L24 Other FF Types Copyright Joanne DeGroat, ECE, OSU

3 Minimal Sum-of-Products/K-maps
Be able to go from a K-map to a minimal sum-of-products representation of the function. Can do this for 2 variables, 3 variables, 4 variables 9/15/09 - L24 Other FF Types Copyright Joanne DeGroat, ECE, OSU

4 Copyright 2009 - Joanne DeGroat, ECE, OSU
AND-OR and NAND-NAND Know the equivalence of AND-OR with NAND-NAND Be capable of generating an AND-OR gate circuit from and expression, and then convert that AND-OR implementation into a NAND-NAND circuit. 9/15/09 - L24 Other FF Types Copyright Joanne DeGroat, ECE, OSU

5 Copyright 2009 - Joanne DeGroat, ECE, OSU
ADDERS Know what a half-adder is Know its circuit Know what a full-adder is Know the circuit for a full adder (AND-OR) Be able to construct a full adder from half adders 9/15/09 - L24 Other FF Types Copyright Joanne DeGroat, ECE, OSU

6 Copyright 2009 - Joanne DeGroat, ECE, OSU
Flip-flops Know the SR flip-flop Know the SR latch Know the D latch Know the D FF 9/15/09 - L24 Other FF Types Copyright Joanne DeGroat, ECE, OSU

7 Copyright 2009 - Joanne DeGroat, ECE, OSU
Sequential circuits Know how to analyze a sequential circuit. Be able to generate the next state equations Be able to generate a state table from these equations Be able to generate a state diagram from a state table Know the definition and difference of a Mealy machine from a Moore machine. 9/15/09 - L24 Other FF Types Copyright Joanne DeGroat, ECE, OSU

Download ppt "Copyright Joanne DeGroat, ECE, OSU"

Similar presentations

L15 – Specification of State Machines

L15 – Specification of State Machines
L9 – State Assignment and gate implementation. States Assignment  Rules for State Assignment  Application of rule  Gate Implementation  Ref: text.

L9 – State Assignment and gate implementation. States Assignment  Rules for State Assignment  Application of rule  Gate Implementation  Ref: text.
STATE DIAGRAM AND STATE TABLES

STATE DIAGRAM AND STATE TABLES
Combinational Circuits ENEL 111. Common Combinationals Circuits NAND gates and Duality Adders Multiplexers.

Combinational Circuits ENEL 111. Common Combinationals Circuits NAND gates and Duality Adders Multiplexers.
التصميم المنطقي Second Course

التصميم المنطقي Second Course
Circuits require memory to store intermediate data

Circuits require memory to store intermediate data
CS 151 Digital Systems Design Lecture 21 Analyzing Sequential Circuits.

CS 151 Digital Systems Design Lecture 21 Analyzing Sequential Circuits.
Review and Overview. Review  Combinational logic circuit – Decoder, Encoder, Multiplexer, De-multiplexer, Full Adder, Multiplier  Sequential logic circuit.

Review and Overview. Review  Combinational logic circuit – Decoder, Encoder, Multiplexer, De-multiplexer, Full Adder, Multiplier  Sequential logic circuit.
EECC341 - Shaaban #1 Lec # 14 Winter 2001 1-30-2002 Clocked Synchronous State-Machines Such machines have the characteristics: –Sequential circuits designed.

EECC341 - Shaaban #1 Lec # 14 Winter Clocked Synchronous State-Machines Such machines have the characteristics: –Sequential circuits designed.
Chapter 8 -- Analysis and Synthesis of Synchronous Sequential Circuits.

Chapter 8 -- Analysis and Synthesis of Synchronous Sequential Circuits.
ECE 301 – Digital Electronics Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #17)

ECE 301 – Digital Electronics Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #17)
ECE 331 – Digital Systems Design Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #19)

ECE 331 – Digital Systems Design Introduction to Sequential Logic Circuits (aka. Finite State Machines) and FSM Analysis (Lecture #19)
Chapter 3 Continued Logic Gates Logic Chips Combinational Logic Timing Sequential Logic Flip Flops Registers Memory State Machines.

Chapter 3 Continued Logic Gates Logic Chips Combinational Logic Timing Sequential Logic Flip Flops Registers Memory State Machines.
9/15/09 - L22 Sequential Circuit Design Copyright 2009 - Joanne DeGroat, ECE, OSU1 Sequential Circuit Design Creating a sequential circuit to address a.

9/15/09 - L22 Sequential Circuit Design Copyright Joanne DeGroat, ECE, OSU1 Sequential Circuit Design Creating a sequential circuit to address a.
EECS 370 Discussion 1 xkcd.com. EECS 370 Discussion Topics Today: – Floating Point – Finite State Machines – Combinational Logic – Sequential Logic 2.

EECS 370 Discussion 1 xkcd.com. EECS 370 Discussion Topics Today: – Floating Point – Finite State Machines – Combinational Logic – Sequential Logic 2.
L5 – Sequential Circuit Design

L5 – Sequential Circuit Design
9/15/09 - L7 Two Level Circuit Optimization Copyright 2009 - Joanne DeGroat, ECE, OSU1 Two Level Circuit Optimiztion An easier way to generate a minimal.

9/15/09 - L7 Two Level Circuit Optimization Copyright Joanne DeGroat, ECE, OSU1 Two Level Circuit Optimiztion An easier way to generate a minimal.
9/15/09 - L27 CountersCopyright 2009 - Joanne DeGroat, ECE, OSU1 Final Exam Review Exam Time: MONDAY o dark 30 7:30AM this room.

9/15/09 - L27 CountersCopyright Joanne DeGroat, ECE, OSU1 Final Exam Review Exam Time: MONDAY o dark 30 7:30AM this room.
Module 9.  Digital logic circuits can be categorized based on the nature of their inputs either: Combinational logic circuit It consists of logic gates.

Module 9.  Digital logic circuits can be categorized based on the nature of their inputs either: Combinational logic circuit It consists of logic gates.
L10 – State Machine Design Topics. States Machine Design  Other topics on state machine design Equivalent sequential machines Incompletely specified.

L10 – State Machine Design Topics. States Machine Design  Other topics on state machine design Equivalent sequential machines Incompletely specified.

Similar presentations

Ads by Google