Modern VLSI Design 3e: Chapter 2 Copyright  1998, 2002 Prentice Hall PTR Topics n Derivation of transistor characteristics.

Slides:

Advertisements

Similar presentations

MODULE SYSTEM LOGIC GATE CIRCUIT DQ CMOS Inverter ASIC Full-Custom Semi-Custom Programmable FPGA PLD Cell-Based Gate Arrays General Purpose DRAM & SRAM.

Advertisements

VLSI Design Lecture 3a: Nonideal Transistors. Outline Transistor I-V Review Nonideal Transistor Behavior Velocity Saturation Channel Length Modulation.

VLSI Design/ RMC© D. Al-Khalili Devices-2 1 The Threshold Voltage  The voltage applied between the gate and the source which causes the beginning of the.

EE466: VLSI Design Lecture 02 Non Ideal Effects in MOSFETs.

Introduction to CMOS VLSI Design Lecture 15: Nonideal Transistors David Harris Harvey Mudd College Spring 2004.

Introduction to CMOS VLSI Design Lecture 19: Nonideal Transistors

Introduction to CMOS VLSI Design MOS Behavior in DSM.

Lecture 4: Nonideal Transistor Theory

Design and Implementation of VLSI Systems (EN0160) Prof. Sherief Reda Division of Engineering, Brown University Spring 2007 [sources: Weste/Addison Wesley.

Lecture 11: MOS Transistor

Introduction to VLSI Circuits and Systems, NCUT 2007 Chapter 6 Electrical Characteristic of MOSFETs Introduction to VLSI Circuits and Systems 積體電路概論賴秉樑.

CMOS Digital Integrated Circuits

VLSI Design Lecture 3a: Nonideal Transistors

Lecture 15 OUTLINE MOSFET structure & operation (qualitative)

© Digital Integrated Circuits 2nd Devices Digital Integrated Circuits A Design Perspective The Devices Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic.

Metal-Oxide-Semiconductor (MOS)

EE415 VLSI Design The Devices: MOS Transistor [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]

The metal-oxide field-effect transistor (MOSFET)

CSCE 612: VLSI System Design Instructor: Jason D. Bakos.

11/3/2004EE 42 fall 2004 lecture 271 Lecture #27 MOS LAST TIME: NMOS Electrical Model – Describing the I-V Characteristics – Evaluating the effective resistance.

Digital Integrated Circuits A Design Perspective

Modern VLSI Design 2e: Chapter 2 Copyright  1998 Prentice Hall PTR Topics n Basic fabrication steps n Transistor structures n Basic transistor behavior.

Week 8b OUTLINE Using pn-diodes to isolate transistors in an IC

Introduction to CMOS VLSI Design Nonideal Transistors.

Spring 2007EE130 Lecture 38, Slide 1 Lecture #38 OUTLINE The MOSFET: Bulk-charge theory Body effect parameter Channel length modulation parameter PMOSFET.

© Digital Integrated Circuits 2nd Devices VLSI Devices  Intuitive understanding of device operation  Fundamental analytic models  Manual Models  Spice.

Semiconductor Devices III Physics 355. Transistors in CPUs Moore’s Law (1965): the number of components in an integrated circuit will double every year;

Modern VLSI Design 3e: Chapter 2 Copyright  1998, 2002 Prentice Hall PTR Topics n Derivation of transistor characteristics.

EE130/230A Discussion 11 Peng Zheng.

EE 466: VLSI Design Lecture 03.

MOS Capacitors MOS capacitors are the basic building blocks of CMOS transistors MOS capacitors distill the basic physics of MOS transistors MOS capacitors.

EE213 VLSI Design S Daniels Channel Current = Rate of Flow of Charge I ds = Q/τ sd Derive transit time τ sd τ sd = channel length (L) / carrier velocity.

NOTICES Project proposal due now Format is on schedule page

© Digital Integrated Circuits 2nd Devices Digital Integrated Circuits A Design Perspective The Devices Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic.

The Devices Digital Integrated Circuit Design Andrea Bonfanti DEIB

© Digital Integrated Circuits 2nd Devices Digital Integrated Circuits A Design Perspective The Devices Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic.

Introduction to Metal-Oxide-Semiconductor Field Effect Transistors (MOSFETs) Chapter 7, Anderson and Anderson.

Modern VLSI Design 4e: Chapter 2 Copyright  2009 Prentice Hall PTR Topics n Basic fabrication steps. n Transistor structures. n Basic transistor behavior.

Modern VLSI Design 4e: Chapter 2 Copyright  2009 Prentice Hall PTR Topics n Derivation of transistor characteristics.

EXAMPLE 6.1 OBJECTIVE Fp = 0.288 V

Chapter 4 Field-Effect Transistors

CSCE 613: Fundamentals of VLSI Chip Design Instructor: Jason D. Bakos.

Microelectronic Circuit Design McGraw-Hill Chapter 4 Field-Effect Transistors Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock.

ECE340 ELECTRONICS I MOSFET TRANSISTORS AND AMPLIFIERS.

Short Channel Effects in MOSFET

Junction Capacitances The n + regions forms a number of planar pn-junctions with the surrounding p-type substrate numbered 1-5 on the diagram. Planar junctions.

Chapter 2 MOS Transistors. 2.2 STRUCTURE AND OPERATION OF THE MOS TRANSISTOR.

ECE442: Digital ElectronicsCSUN, Spring-2010-Zahid MOS Transistor ECE442: Digital Electronics.

HW (Also, use google scholar to find one or two well cited papers on symmetric models of MOSFET, and quickly study them.)

VLSI System Design Lect. 2.2 CMOS Transistor Theory2 Engr. Anees ul Husnain ( Department of Electronics.

Modern VLSI Design 3e: Chapter 2 Copyright  1998, 2002 Prentice Hall PTR Topics n Wire and via structures. n Wire parasitics. n Transistor parasitics.

1 Basic MOS Device Physics. 2 Concepts understanding of semiconductor devices is essential in analog IC design  Performance affected by second order.

VLSI Design Lecture 3: Parasitics of CMOS Wires Mohammad Arjomand CE Department Sharif Univ. of Tech. Adapted with modifications from Harris’s lecture.

Topics Basic fabrication steps. Transistor structures.

HO #3: ELEN Review MOS TransistorsPage 1S. Saha Long Channel MOS Transistors The theory developed for MOS capacitor (HO #2) can be directly extended.

Modern VLSI Design 2e: Chapter 2 Copyright  1998 Prentice Hall PTR Topics n Basic fabrication steps n Transistor structures n Basic transistor behavior.

Modern VLSI Design 3e: Chapter 2Partly from 2002 Prentice Hall PTR week3-1 Lectures 6, 7 and 8 Transistor Function Jan. 17, 20 and 22, 2003.

FPGA-Based System Design: Chapter 2 Copyright  2004 Prentice Hall PTR Topics n Logic gate delay. n Logic gate power consumption. n Driving large loads.

The MOS Transistor Polysilicon Aluminum. The NMOS Transistor Cross Section n areas have been doped with donor ions (arsenic) of concentration N D - electrons.

Metal-oxide-semiconductor field-effect transistors (MOSFETs) allow high density and low power dissipation. To reduce system cost and increase portability,

Damu, 2008EGE535 Fall 08, Lecture 21 EGE535 Low Power VLSI Design Lecture #2 MOSFET Basics.

Analog Integrated Circuits Lecture 1: Introduction and MOS Physics ELC 601 – Fall 2013 Dr. Ahmed Nader Dr. Mohamed M. Aboudina

Microelectronic Circuit Design McGraw-Hill Chapter 4 Field-Effect Transistors Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock.

UNIT II : BASIC ELECTRICAL PROPERTIES

Chapter 3 Fabrication, Layout, and Simulation.

Chapter 2 MOS Transistors.

EE141 Chapter 3 VLSI Design The Devices March 28, 2003.

Digital Integrated Circuits 11: MOS Transistor Design and Modeling

Presentation transcript:

Modern VLSI Design 3e: Chapter 2 Copyright  1998, 2002 Prentice Hall PTR Topics n Derivation of transistor characteristics.

Modern VLSI Design 3e: Chapter 2 Copyright  1998, 2002 Prentice Hall PTR MOSFET gate as capacitor n Basic structure of gate is parallel-plate capacitor: gate substrate SiO 2 x ox VgVg + -

Modern VLSI Design 3e: Chapter 2 Copyright  1998, 2002 Prentice Hall PTR Parallel plate capacitance n Formula for parallel plate capacitance: C ox =  ox / x ox n Permittivity of silicon:  ox = 3.46 x F/cm 2 n Gate capacitance helps determine charge in channel which forms inversion region.

Modern VLSI Design 3e: Chapter 2 Copyright  1998, 2002 Prentice Hall PTR Threshold voltage Components of threshold voltage V t : n V fb = flatband voltage; depends on difference in work function between gate and substrate and on fixed surface charge.  s = surface potential (about 2  f ). n Voltage on paralell plate capacitor. n Additional ion implantation.

Modern VLSI Design 3e: Chapter 2 Copyright  1998, 2002 Prentice Hall PTR Body effect n Reorganize threshold voltage equation: V t = V t0 +  V t n Threshold voltage is a function of source/substrate voltage V sb. Body effect  is the coefficienct for the V sb dependence factor.

Modern VLSI Design 3e: Chapter 2 Copyright  1998, 2002 Prentice Hall PTR Example: threshold voltage of a transistor V t0 = V fb +  s + Q b /C ox + V II = V V + (1.4E-8/1.73E-7) V = 0.68 V Body effect  n = sqrt(2q  Si N A /C ox ) = 0.1  V t =  n [sqrt(  s + V sb ) - sqrt(V s )] = 0.16 V

Modern VLSI Design 3e: Chapter 2 Copyright  1998, 2002 Prentice Hall PTR More device parameters Process transconductance k’ =  C ox. Device transconductance  = k’W/L.

Modern VLSI Design 3e: Chapter 2 Copyright  1998, 2002 Prentice Hall PTR Channel length modulation length parameter describes small dependence of drain corrent on V ds in saturation. n Factor is measured empirically. n New drain current equation: –I d = 0.5k’ (W/L)(V gs - V t ) 2 (l  - V ds ) n Equation has a discontinuity between linear and saturation regions---small enough to be ignored.

Modern VLSI Design 3e: Chapter 2 Copyright  1998, 2002 Prentice Hall PTR Gate voltage and the channel gate drainsource current IdId V ds < V gs - V t gate drainsource current IdId gate drainsource IdId V ds = V gs - V t V ds > V gs - V t

Modern VLSI Design 3e: Chapter 2 Copyright  1998, 2002 Prentice Hall PTR Leakage and subthreshold current n A variety of leakage currents draw current away from the main logic path. n The subthreshold current is one particularly important type of leakage current.

Modern VLSI Design 3e: Chapter 2 Copyright  1998, 2002 Prentice Hall PTR Types of leakage current. n Weak inversion current (a.k.a. subthreshold current). n Reverse-biased pn junctions. n Drain-induced barrier lowering. n Gate-induced drain leakage; n Punchthrough currents. n Gate oxide tunneling. n Hot carriers.

Modern VLSI Design 3e: Chapter 2 Copyright  1998, 2002 Prentice Hall PTR Subthreshold current n Subthreshold current: –Isub = ke [(Vgs - Vt)/(S/ln 10)] [1-e -qVds/kT ] n Subthreshold slope S characterizes weak inversion current. n Subthreshold current is a function of V t. –Can adjust V t by changing the substrate bias to control leakage.

Modern VLSI Design 3e: Chapter 2 Copyright  1998, 2002 Prentice Hall PTR The modern MOSFET Features of deep submicron MOSFETs: –epitaxial layer for heavily-doped channel; –reduced area source/drain contacts for lower capacitance; –lightly-doped drains to reduce hot electron effects; –silicided poly, diffusion to reduce resistance.

Modern VLSI Design 3e: Chapter 2 Copyright  1998, 2002 Prentice Hall PTR Circuit simulation n Circuit simulators like Spice numerically solve device models and Kirchoff’s laws to determine time-domain circuit behavior. n Numerical solution allows more sophisticated models, non-functional (table- driven) models, etc.

Modern VLSI Design 3e: Chapter 2 Copyright  1998, 2002 Prentice Hall PTR Spice MOSFET models n Level 1: basic transistor equations of Section 2.2; not very accurate. n Level 2: more accurate model (effective channel length, etc.). n Level 3: empirical model. n Level 4 (BSIM): efficient empirical model. n New models: level 28 (BSIM2), level 47 (BSIM3).

Modern VLSI Design 3e: Chapter 2 Copyright  1998, 2002 Prentice Hall PTR Some (by no means all) Spice model parameters L, W : transistor length width. KP : transconductance. GAMMA : body bias factor. AS, AD : source/drain areas. CJSW : zero-bias sidewall capacitance. CGBO : zero-bias gate/bulk overlap capacitance.