OVERVIEW ON PROCESS & DEVICE SIMULATION

Slides:



Advertisements
Similar presentations
Agenda Semiconductor materials and their properties PN-junction diodes
Advertisements

MICROWAVE FET Microwave FET : operates in the microwave frequencies
Modeling and Simulation TWG Hsinchu Dec. 6, Modeling and Simulation TWG Paco Leon, Intel International TWG Members: I. Bork, Infineon E. Hall, Motorola.
Power FET Structure DMOS and VMOS
Differential Amplifiers and Integrated Circuit (IC) Amplifiers
Physical structure of a n-channel device:
Circuit Extraction 1 Outline –What is Circuit Extraction? –Why Circuit Extraction? –Circuit Extraction Algorithms Goal –Understand Extraction problem –Understand.
Derek Wright Monday, March 7th, 2005
ECE 6466 “IC Engineering” Dr. Wanda Wosik
Analog VLSI Design Nguyen Cao Qui.
Integrated Circuits (ICs)
Jan M. Rabaey Digital Integrated Circuits A Design Perspective.
1 Fundamentals of Microelectronics  CH1 Why Microelectronics?  CH2 Basic Physics of Semiconductors  CH3 Diode Circuits  CH4 Physics of Bipolar Transistors.
Department of Aeronautics and Astronautics NCKU Nano and MEMS Technology LAB. 1 Chapter IV June 14, 2015June 14, 2015June 14, 2015 P-n Junction.
Chapter 01 An Overview of VLSI
Microwave Interference Effects on Device,
Microelectronics & Device Fabrication. Vacuum Tube Devices Thermionic valve Two (di) Electrodes (ode)
Temperature-Aware Design Presented by Mehul Shah 4/29/04.
Lecture 0: Introduction. CMOS VLSI Design 4th Ed. 0: Introduction2 Introduction  Integrated circuits: many transistors on one chip.  Very Large Scale.
Optional Reading: Pierret 4; Hu 3
ELCT564 Spring /17/20151ELCT564 Diodes, Transistors and Mixers.
CMOS Process Integration ECE/ChE 4752: Microelectronics Processing Laboratory Gary S. May March 25, 2004.
EE415 VLSI Design The Devices: Diode [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]
Modern VLSI Design 3e: Chapter 2 Copyright  1998, 2002 Prentice Hall PTR Topics n Derivation of transistor characteristics.
Logic Families. A bit of history The first transistors were fabricated in 1947 at Bell Laboratories (Bell Labs) by Brattain with Bardeen providing the.
MOS Capacitors MOS capacitors are the basic building blocks of CMOS transistors MOS capacitors distill the basic physics of MOS transistors MOS capacitors.
What ARE all those little things anyway?
Introduction to VLSI Design – Lec01. Chapter 1 Introduction to VLSI Design Lecture # 2 A Circuit Design Example.
Device Physics – Transistor Integrated Circuit
SOGANG UNIVERSITY SOGANG UNIVERSITY. SEMICONDUCTOR DEVICE LAB. Bipolar Junction Transistor (1) SD Lab. SOGANG Univ. BYUNGSOO KIM.
Course Overview ECE/ChE 4752: Microelectronics Processing Laboratory Gary S. May January 8, 2004.
Silicon – On - Insulator (SOI). SOI is a very attractive technology for large volume integrated circuit production and is particularly good for low –
VLSI, Lecture 1 A review of microelectronics and an introduction to MOS technology Department of Computer Engineering, Prince of Songkla.
1. A clean single crystal silicon (Si) wafer which is doped n-type (ColumnV elements of the periodic table). MOS devices are typically fabricated on a,
Taklimat UniMAP Universiti Malaysia Perlis WAFER FABRICATION Hasnizah Aris, 2008 Lecture 2 Semiconductor Basic.
CMP 4202: VLSI System Design Lecturer: Geofrey Bakkabulindi
Chapter Intrinsic: -- case for pure Si -- # electrons = # holes (n = p) Extrinsic: -- electrical behavior is determined by presence of impurities.
CSE 494: Electronic Design Automation Lecture 2 VLSI Design, Physical Design Automation, Design Styles.
Text Book: Silicon VLSI Technology Fundamentals, Practice and Modeling Authors: J. D. Plummer, M. D. Deal, and P. B. Griffin Class: ECE 6466 “IC Engineering”
Numerical Boltzmann/Spherical Harmonic Device CAD Overview and Goals Overview: Further develop and apply the Numerical Boltzmann/Spherical Harmonic method.
SILICON DETECTORS PART I Characteristics on semiconductors.
ECE 4991 Electrical and Electronic Circuits Chapter 9.
Junction Capacitances The n + regions forms a number of planar pn-junctions with the surrounding p-type substrate numbered 1-5 on the diagram. Planar junctions.
1 Modeling and Simulation International Technology Roadmap for Semiconductors, 2004 Update Ashwini Ujjinamatada Course: CMPE 640 Date: December 05, 2005.
SUPREM Simulation ECE/ChE 4752: Microelectronics Processing Laboratory Gary S. May March 18, 2004.
PROCESS AND DEVICE SIMULATION OF A POWER MOSFET USING SILVACO TCAD.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #4. Ion Implantation  Introduction  Ion Implantation Process  Advantages Compared to Diffusion  Disadvantages.
M.Nuzaihan DMT 243 – Chapter 2 The Role of Packaging in Microelectronics Definition of Microelectronics. Microelectronic Devices, IC Packaging, Purposes.
CMOS Fabrication nMOS pMOS.
Final Lesson ESD Summary VLSI Technologies. ESD The gate oxide in CMOS transistors is extremely thin (100 Å or less). This leaves the gate oxide of the.
AoE Project Nano-Process Modeling: Lithography modeling and device fabrication Philip Chan, Mansun Chan Department of ECE, HKUST Edmund Lam Department.
EE105 - Spring 2007 Microelectronic Devices and Circuits
Modeling of the device SEYED AHMAD SHAHAHMADI Principal supervisor: Prof. Dr. Nowshad Amin.
1 Overview of Fabrication Processes of MOSFETs and Layout Design Rules.
Moore’s Law and Its Future Mark Clements. 15/02/2007EADS 2 This Week – Moore’s Law History of Transistors and circuits The Integrated circuit manufacturing.
Silicon Design Page 1 The Creation of a New Computer Chip.
Use of Data Analysis and TCAD Simulations to Understand the Characteristics and Reliability of High Voltage MOS Transistors Jone F. Chen Department of.
CHAPTER 4: P-N JUNCTION Part I.
Introduction to CMOS Transistor and Transistor Fundamental
Nano and Giga Challenges in Microelectronics Symposium and Summer School Research and Development Opportunities Cracow Sep , 2004 Afternoon 11: Nanotechnology.
Robert Boylestad Digital Electronics Copyright ©2002 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights reserved. Chapter 1: Semiconductor.
DESIGN OF LATERAL MOSFET IN SILICON CARBIDE
Transistors Student Lecture by: Giangiacomo Groppi Joel Cassell
Integrated Circuits.
Lab3: GaAs Process And Devices
VLSI Design MOSFET Scaling and CMOS Latch Up
CMOS Devices PN junctions and diodes NMOS and PMOS transistors
Lecture #25 OUTLINE Device isolation methods Electrical contacts to Si
Logic Families Rayat Shikshan Sanstha’s
Semiconductor Physics
Presentation transcript:

OVERVIEW ON PROCESS & DEVICE SIMULATION by Syarifah Norfaezah

Electronic applications rely on Integrated Circuits (ICs) Integrated circuits are often classified by the number of transistors and other electronic components they contain : SSI (Small scale integration) : up to 100 electronic components per chip MSI (Medium scale integration) : From 100 to 3000 electronic components per chip LSI (Large scale integration) : From 3000 to 100,000 electronic components per chip VLSI (Very large scale integration) : From 100,000 to 1,000,000 electronic components per chip ULSI (Ultra large scale integration) : More than 1,000,000 electronic components per chip ICs are made up of basic semiconductor interconnected by metal layers and packaged in various types of packaging Among of basic devices are NMOS, PMOS, BJT, resistor, capacitor, inductor etc.

Semiconductor Technology SOI/Si Silicon Substrate Semiconductor Technology CMOS Bipolar BiCMOS Devices NMOS PMOS BJT HBT BJT/HBT CMOS

Semiconductor Technology GaAs/AlGaAs GaAs substrate Semiconductor Technology Bipolar FET HEMT ….. Devices BJT HBT JFET MESFET …..

TECHNOLOGY COMPUTER AIDED DESIGN (TCAD) The synergistic combination of process, device and circuit simulation and modeling tools The goals start from the physical description of IC devices considering both the physical configuration and related device properties and build the links between the broad range of physics & electrical behavior models that support device and circuit design.

TECHNOLOGY COMPUTER AIDED DESIGN (TCAD) Is a branch of electronic design automation that models semiconductor fabrication Modeling under TCAD: Modeling of process steps (eg. diffusion, ion implantation) Modeling of the behavior of the electrical devices (based on fundamental physics, eg. doping profiles) May also include the creation of compact models (eg. SPICE transistor models)

TECHNOLOGY COMPUTER AIDED DESIGN (TCAD) Hierarchy of technology CAD tools building from the process level to circuits. Left side icons show typical manufacturing issues (DFM: Design for Manufacturability); right side icons reflect MOS scaling results based on TCAD

Basically, it can be used to: TCAD TOOLS Basically, it can be used to: Simulate fabrication processes Simulate device structures Simulate device electrical (optical) characteristics Extract and optimize device parameters Simulate semiconductor manufacturing processes Efficient for device-level simulation, although it has circuit simulation feature

TCAD TOOLS – PROCESS SIMULATION History of commercial process simulators: Development of Stanford University Process Modeling (SUPREM) program Improved models SUPREM II and SUPREM III Technology Modeling Associates (TMA), 1979, was the first company to commercialized SUPREM III Later SILVACO commercialized SUPREM and named the product ATHENA TMA commercialized SUPREM IV (2D) version and called it TSUPREM4 Integrated System Engineering (ISE) came out with 1D process simulator TESIM and 2D process simulator DIOS About the same time, TMA develop new 3D process & device simulator After TMA was acquired by Avanti, Taurus product was released in 1998

TCAD TOOLS – PROCESS SIMULATION Semiconductor process simulation is the modeling of the fabrication of semiconductor devices. The goal of process simulation: An accurate prediction of the active dopant distribution The stress distribution The device geometry Process simulation is typically used as an input for device simulation (modeling of device electrical characteristics)

TCAD TOOLS – PROCESS SIMULATION A result from semiconductor process – final geometry and the concentration of dopants.

TCAD TOOLS – PROCESS SIMULATION The fabrication of IC devices requires series of processing steps called a process flow Process simulation involves modeling of all essential steps in the process flow. The input for process simulation is the process flow and a layout. TCAD has traditionally focused mainly on the transistor fabrication part of the process flow ending with the formation of contacts – also known as front end of line manufacturing. Back end (eg. Interconnect, dielectric, etc.) is not considered

TCAD TOOLS – PROCESS SIMULATION Typically, the devices are constructed on a starting semiconductor material - substrate or wafer The device structure is then formed by applying sequence of process steps The common process steps include: Oxidation Lithography Etching Diffusion and dopant activation Ion implantation Metallization

TCAD TOOLS – PROCESS SIMULATION Process simulators use a combination of Finite Element Analysis (FE) and/or finite volume methods (FV) Process simulation uses FE/FV mesh to compute and store the dopant and stress profiles The accuracy of the profile strongly depends on maintaining a proper density of mesh points at any time during simulation The density of points should be just enough to resolve all dopant and defect profiles but not more because the computation expense of solving the diffusion equations increases with the number of mesh points The number of mesh increase dramatically if adaptive meshing is performed

TCAD TOOLS – PROCESS SIMULATION MESH can cause computation expense The right mesh is very crucial More mesh is needed at critical areas such as at interfaces or doping area Mesh of a p-n junction device

PROCESS SIMULATION - example 2D profile of PMOS structure generated in TSUPREM4

PROCESS SIMULATION - example Concentration of implanted dopant (boron) at different doses and annealed at different temperatures

TCAD TOOLS – PROCESS SIMULATION There has always been a desire to have more accurate simulations. Simplified physical models have been most commonly used in order to minimize computation time. But shrinking device dimensions put increasing demands on the accuracy of dopant and stress profiles so new process models are added for each generation of devices to match new accuracy demands The trend of adding more physical models and considering more detailed physical effects will continue and may accelerate

DEVICE CHARACTERISTIC Once the fabrication process has been completed, the characteristics of the device can be determined. For example, dc current-voltage (I-V) characteristics of various terminals at various conditions, capacitance, ac analysis. The device electrical characteristics can be obtained using device simulation - also known as modeling of device electrical characteristics

DEVICE SIMULATION? Device simulation is a simulation tool that predicts electrical, thermal and optical characteristics of semiconductor devices With the most advanced physical models commercially available, device simulation allows device designs to be optimized for best performance without fabrication, eliminating the need for costly experiments

TCAD TOOLS – DEVICE SIMULATION BENEFIT/PURPOSES: Analyze electrical, thermal and optical characteristics of devices without having to manufacture the actual device Determine static & transient terminal currents & voltages under all operating conditions of interest Understand internal device operation through potential, electric field, carrier, current density, recombination and generation rate distribution Optimize device designs without fabrication and find ideal structural parameters Investigate breakdown and failure mechanisms, such as leakage paths and hot carrier effects Use the Physical Model and Equation Interface (PMEI) to perform simulations that incorporate user-defined physical models & equations

TCAD TOOLS – DEVICE SIMULATION SIMULATION FEATURES Simulation of arbitrarily shaped 1D, 2D & 3D Consistently solves Poisson’s equation, the electron & hole current continuity equations, the electron & hole energy balance equations, the lattice heat equation. Steady state, transient and AC small signal analysis with automatic I-V curve tracing and time-step algorithms Ray tracing to simulate transmission, reflection and refraction across interfaces, as well as absorbtion and emission Advanced adaptive mesh generation, which provides optimal grids with excellent solution and structure resolution using a minimum number of mesh points Arbitrary doping from analytic functions, tables and process simulation Supports multiple materials such as Si, Ge, GaAs, SiGe, AlGaAs, InP, GaInAs, GaInGaPAs and SiC Optional physical model and equation interface which allows user to define and solve new physical models and partial differential equations

DEVICE SIMULATION - example Contours of the quantized electron concentration in a 2D sub-micron MOSFET computed using the Shrodinger solver. Horizontal scale is 0.6nm vertical scale is 65Ǻ

DEVICE SIMULATION - example Gate characteristics of a sub-micron MOSFET showing increase in threshold voltage due to quantum effects

DEVICE SIMULATION - example Detail from a 20 field ring device comparing conventional mesh with quadtree (capable to minimizes the number of mesh points need for efficient simulation of large power device structures without sacrificing the accuracy required in critical device regions)

DEVICE SIMULATION - example Peak temperature, the capacitor voltage, the total current, and the voltage at the IC input during the event

TCAD TOOLS ACTIVITIES OUTCOMES TOOLS Process Simulation Device Structure TSUPREM4 TAURUS WORK BENCH (GUI) Device Simulation Electrical characteristic MEDICI(2D) DAVINCI(3D) Device Modeling Device model parameters AURORA Circuit Simulation Functional circuit/system HSPICE

TAURUS-WORKBENCH (TWB) Process and device simulators are integrated with TWB TWB helps to: Optimize IC fabrication processes Shorten product development cycle and time to market Perform design for manufacturability and maximize yield Evaluate design tradeoffs TWB is: Natural, easy-to-use graphical user interface Extensive design of experiments (DOE) capabilities Comprehensive data management Interactive post-simulation graphical and statistical data analysis

TAURUS-WORKBENCH (TWB) MAJOR FEATURES Hierarchical system with an intuitive graphical user interface Encapsulation of simulations in Modules/Commands Complete data management for storage of simulations and results Parallel network execution of simulated splits Built-in icon editor to create Module/simulator Driver/Tool icons Open architecture, capable of tightly integrating a variety of tools Built-in design experiments Flexible post-processing with user-defined macros and tools

TAURUS-WORKBENCH (TWB) - example TWB workspace

TAURUS-WORKBENCH (TWB) - example Structure of Taurus WorkBench Experiment

TAURUS-WORKBENCH (TWB) - example Taurus Layout

Process simulation consists of process recipe (left-side) and wafer flow (right-side)

SUMMARY Traditional wafer processing is costly and takes months to get the results – process & device simulation is a solution TCAD tools are capable of simulating these manufacturing processes through TaurusWorkBench which create, manage and destroy experiments and data, and also drives and integrate simulators (TSUPREM4, MEDICI, etc.) and tools (graphics).

THANK YOU “The longest journey begins with a single step”