The Embedded Compression Dump OCI Investigations.

Slides:

Advertisements

Similar presentations

Introduction to DFT Alexander Gnusin.

Advertisements

Z. Stamenković 1, M. Giles 2, and F. Russi 2 1 IHP GmbH, Frankfurt (Oder), GERMANY 2 Synopsys Inc., Mountain View, CA, USA 13th IEEE European Test Symposium,

Retiming Scan Circuit To Eliminate Timing Penalty

Advanced ITC Presentation A. Pogiel J. Rajski J. Tyszer.

FPGA Configuration. Introduction What is configuration? – Process for loading data into the FPGA Configuration Data Source Configuration Data Source FPGA.

Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 261 Lecture 26 Logic BIST Architectures n Motivation n Built-in Logic Block Observer (BILBO) n Test.

Using MVL (Multi-Valued Logic) Signal in Test Application Baohu Li, Bei Zhang, Vishwani Agrawal Auburn University.

LOGSYS Development Environment of Embedded Systems Tamás Raikovich Béla Fehér Péter Laczkó Budapest University of Technology and Economics Department of.

Leonardo da Vinci ALLEGRO © J. M. Martins Ferreira - University of Porto (FEUP / DEEC)1 Non-BS cluster testing by PRPG / SA J. M. Martins Ferreira FEUP.

Chip and Circuit Board Debugging Adam Hoover JTAG.

PLD Technology Basics. Basic PAL Architecture DQ Q CLK OE Fuse.

JTAG Course Lecturer: Tomer Rothschild

Lecture 28 IEEE JTAG Boundary Scan Standard

Liron Cohen Introduction SVF was jointly developed by Texas Instruments and Teradyne in response to a need for the exchange of Boundary Scan.

Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 291 Lecture 29 IEEE JTAG Advanced Boundary Scan & Description Language (BSDL) n Special scan.

Leonardo da Vinci ALLEGRO © J. M. Martins Ferreira - University of Porto (FEUP / DEEC)1 A BS test controller model J. M. Martins Ferreira FEUP / DEEC -

Design for Testability

Real-Time Systems Design JTAG – testing and programming.

JTAG over the internet!. The problem Until now device testing was physically (geographically) limited as the DUT (device under test) and the TAP controller.

Presented by Karin Shusterman Another use of the JTAG Interface on FPGA.

TAP (Test Access Port) JTAG course June 2006 Avraham Pinto.

SiliconAid Solutions, Inc. Confidential SAJE SiliconAid JTAG Environment Overview – Very Short.

TOPIC - BIST architectures I

GND HALT TDI_1 TCK TMS VREF TDO_10 Signal distribution on the JTAG cable.

1 EE 587 SoC Design & Test Partha Pande School of EECS Washington State University

Scan and JTAG Principles1 Scan and JTAG Principles ARM Advanced RISC Machines.

Security Design for IEEE P1687

Introduction to CMOS VLSI Design Test. CMOS VLSI DesignTestSlide 2 Outline  Testing –Logic Verification –Silicon Debug –Manufacturing Test  Fault Models.

1 Fitting ATE Channels with Scan Chains: a Comparison between a Test Data Compression Technique and Serial Loading of Scan Chains LIRMM CNRS / University.

Testing of integrated circuits and design for testability J. Christiansen CERN - EP/MIC

LEONARDO INSIGHT II / TAP-MM ASTEP - The Boundary Scan Test (BST) technology © J. M. Martins Ferreira - University of Porto (FEUP / DEEC)1 The Boundary.

Fault models Stuck-at Stuck-at-1 Reset coupling 0 0 Set coupling Inversion coupling Transition  /0 0 1 Transition  /1 1.

Logic BIST Logic BIST.

ECE 553: TESTING AND TESTABLE DESIGN OF DIGITAL SYSTEMS

Introduction to State Machine

ECE 553: TESTING AND TESTABLE DESIGN OF DIGITAL SYSTEMS Boundary Scan.

Feng-Xiang Huang Test Symposium(ETS), th IEEE European Ko, Ho Fai; Nicolici, Nicola; Department of Electrical and Computer Engineering,

By Praveen Venkataramani

April 20, 2001VLSI Test: Bushnell-Agrawal/Lecture 281 Lecture 28 IEEE JTAG Boundary Scan Standard n Motivation n Bed-of-nails tester n System view.

Embedded Embedded at-speed test at-speed test.

Improving NoC-based Testing Through Compression Schemes Érika Cota 1 Julien Dalmasso 2 Marie-Lise Flottes 2 Bruno Rouzeyre 2 WNOC

Enhancing Commodity Scalar Processors with Vector Components for Increased Scientific Productivity.

Presenter: Shao-Chieh Hou International Database Engineering & Application Symposium (IDEAS’05)

TOPIC : RTD, SST UNIT 5 : BIST and BIST Architectures Module 5.2 Specific BIST Architectures.

TOPIC : Scan based Design Module 4.3 : Scan architectures and testing UNIT 4 : Design for Testability.

© LATTICE SEMICONDUCTOR CORPORATION 2000 Uudet mikropiirit JTAG February Lattice Confidential Lattice Semiconductor The Leader in ISP TM PLDs Presents.

SYSTEM-LEVEL TEST TECHNIQUES INTRODUCTION In the 1970s, the in-circuit testing (ICT) method appeared. In the 1970s, the in-circuit testing (ICT) method.

The AMchip on the AMBoard Saverio Citraro PhD Student University of Pisa & I.N.F.N. Pisa.

AVR JTAG Interface The JTAG (Joint Test Action Group) development started about 1985 as a method to test populated circuit boards after manufacture. The.

EET 1131 Unit 12 Shift Registers

AVR JTAG Interface The JTAG (Joint Test Action Group) development started about 1985 as a method to test populated circuit boards after manufacture. The.

Digital Fundamentals Abdul Hameed

Testability in EOCHL (and beyond…)

JTAG and Multi-ICE National Taiwan University

CPE/EE 428/528 VLSI Design II – Intro to Testing (Part 2)

CPE/EE 428/528 VLSI Design II – Intro to Testing (Part 3)

ECE 434 Advanced Digital System L18

Shift Registers.

Test Iwan Sonjaya,MT 2014年 01 月 22 日 © Springer, 2010

CPE/EE 428/528 VLSI Design II – Intro to Testing

Design for Testability

Ken Barr, Ken Conley and Serhii Zhak Checkpoint I: October 19, 2000

CPE/EE 422/522 Advanced Logic Design L17

Interfacing Data Converters with FPGAs

Sungho Kang Yonsei University

Status of Slave Board (SLB) ASIC

Lecture 26 Logic BIST Architectures

JTAG, Multi-ICE and Angel

CBETA bunch pattern and BPM trigger generator Version 2

Presentation transcript:

The Embedded Compression Dump OCI Investigations

OCI Investigation -Slide 2 OCI – Aug 2007Crouch Requirement-Definition What is Compression Dump? During a diagnostic mode – the storage of bypass patterns for use at some later time is not palatable for many customers The reliance on a vendors particular solution is not palatable The use of simulation in a Fab or FA environment to determine the logic related to a reported fail is not always possible There are many tools/vendor-solutions available if the Patter/Chain/Bit of scan chains is available

OCI Investigation -Slide 3 OCI – Aug 2007Crouch The JTAG Shadow Architecture SDO[0:n] TDO SDO[0:n] DeCompressorDeCompressor CompactorCompactor TDI Expect In Diagnostic mode, when a Fail occurs the JTAG Shadow Register Captures the State of the last set of flops that feed the Compactor – this allows Pattern/Chain/Bit to be rebuilt since Pattern & Bit are known; if the compactor has pipelining then the pattern must be re-applied and captured at the cycle when the fail enters the compactor

OCI Investigation -Slide 4 OCI – Aug 2007Crouch IJTAG Capture Cell Logic SDI from prev Scan Cell Scan Clk Last Scan Flop that feeds Compactor To Compactor JTAG TCK or Scan Clk Fail_Enable Capture-DR Shift-DR TDI from prev JTAG Cell TDO to next JTAG Cell

OCI Investigation -Slide 5 OCI – Aug 2007Crouch The Real-Time Bypass Architecture In Diagnostic mode, when a Fail occurs the Compression Architecture converts to the bypass architecture – the ATE must go into data capture mode. To allow full-data collection, it is best to run the architecture up to before the Sample and to dump the apply vector; then run it again and dump the response vector; the golden state is from dumping a good/golden part SDO[0:n] DeCompressorDeCompressor CompactorCompactor Expect