Readout Electronics: SIDECAR ASIC Hardware

Slides:



Advertisements
Similar presentations
Controller Tests Stephen Kaye Controller Test Motivation Testing the controller before the next generation helps to shake out any remaining.
Advertisements

Lessons Learned from a Decade of SIDECAR ASIC Applications
What is Arduino?  Arduino is a ATMEL 168 micro-controller kit designed specially for small projects  User friendly IDE(Integrated Development Environment)
Test Setup for PHOBOS Hybrid/Module Testing at MIT Pradeep Sarin 31 July 98.
6 Mar 2002Readout electronics1 Back to the drawing board Paul Dauncey Imperial College Outline: Real system New VFE chip A simple system Some questions.
Oscilloscope Watch Teardown. Agenda History and General overview Hardware design: – Block diagram and general overview – Choice of the microcontroller.
In situ testing of detector controllers Roger Smith Caltech
Motor Control Lab Using Altera Nano FPGA
Current-Mode Multi-Channel Integrating ADC Electrical Engineering and Computer Science Advisor: Dr. Benjamin J. Blalock Neena Nambiar 16 st April 2009.
ESODAC Study for a new ESO Detector Array Controller.
A scalable DAQ system using the DRS4 sampling chip H.Friederich 1, G.Davatz 1, U.Hartmann 2, A.Howard 1, H.Meyer 1, D.Murer 1, S.Ritt 2, N.Schlumpf 2 1.
Application of the SIDECAR ASIC as the Detector Controller for ACS and the JWST Near-IR Instruments Markus Loose STScI Calibration Workshop July 22, 2010.
Questions on IFPAC_SCHEMATIC. Signal Chain Preamplifier Compensation Capacitor should go to –Vs, not GND Where is resistor For compensation Network? Does.
ITOP LEPS Beam Test Analysis LYNN WOOD JULY 17, 2013 PACIFIC NORTHWEST NATIONAL LABORATORY.
Microelectronics System Design for Chronic Brain Implants ECEN 5007 S. Johnson, V. Ganesan
Detector Assembly Design Pedestal Cold Strap Interface Cable SCA Motherboard Attachment Feet 51 Pin Electrical Connector Cover/Baffle Package designed.
Astronomical Array Control & Acquisition System at NAOC Zhaowang Zhao Binxun Ye Research Labs for Astronomy National Astronomical Observatories, Chinese.
4-channel ASIC Tests Michael Baumer, Jean-Francois Genat, Sam Meehan, Eric Oberla August 26 th 2009.
SIDECAR ASIC Control Electronics on a Chip June 24 th 2005 Markus Loose.
Olin Student Projects 2008 Keith Gendreau Code 662 NASA/GSFC
1 Project supervised by: Dr Michael Gandelsman Project performed by: Roman Paleria, Avi Yona 12/5/2003 Multi-channel Data Acquisition System Mid-Term Presentation.
LarTPC Electronics Meeting Current Work at MSU Fermilab Dan Edmunds 23-February-2010.
Manfred Meyer & IDT & ODT 15 Okt Detectors for Astronomy 2009, ESO Garching, Okt Detector Data Acquisition Hardware Designs.
Khaled A. Al-Utaibi  What is Arduino?  Arduino Boards  Arduino Shields  Arduino Uno Hardware.
A compact, low power digital CDS CCD readout system.
CCD and CCD readout : Engineering diagnostics during development, commissioning and operation Pierre Antilogus C. Juramy, H.Lebbolo, S. Russo, V.Tocut.
Mathieu Goffe EUDET JRA1 meeting, DESY Wednesday 30 January 2008 IPHC, 23 rue du Loess BP 28, 67037, Strasbourg Cedex 02, France.
and the IR detector department
Oct, 2000CMS Tracker Electronics1 APV25s1 STATUS Testing started beginning September 1 wafer cut, others left for probing 10 chips mounted on test boards.
USB controller chip USB connector Spartan-III FPGA as a main controller D Connector for 5 volt DC voltage in SMA connector for external clock / sync On.
1 MICE Tracker Update M. Ellis UKNFIC Meeting 25 th August 2005.
Leo Greiner IPHC testing Sensor and infrastructure testing at LBL. Capabilities and Plan.
Typical Microcontroller Purposes
PMF: front end board for the ATLAS Luminometer ALFA TWEPP 2008 – 19 th September 2008 Parallel Session B6 – Programmable logic, boards, crates and systems.
Differential Preamp Stephen Kaye New Preamp Design Motivation Move preamplifier from controller to the Vacuum Interface Board (VIB) Amplifies.
AIDA FEE64 development report August 2010 Progress after Texas CAD work Manufacturing 25th August
A Readout Electronics for MAPMT Matteo Turisini – E. Cisbani Italian National Institute of Health – INFN Rome 1 JLab/CLAS12 RICH Meeting - 16/Nov/2011.
HBD FEE test result summary + production schedule 16mv test pulse result –5X attenuator + 20:1 resistor divider at input (to reduce the noise on the test.
By: Uriel Barron Matan Schlanger Supervisor: Mony Orbach Final Review March 2015.
FE-I4 Test Setup Hardware Needs: Boards & Interfaces March 1 st 2010, Marlon Barbero.
March 9, 2005 HBD CDR Review 1 HBD Electronics Preamp/cable driver on the detector. –Specification –Schematics –Test result Rest of the electronics chain.
1 07/10/07 Forward Vertex Detector Technical Design – Electronics DAQ Readout electronics split into two parts – Near the detector (ROC) – Compresses and.
Performance of Programmable Logic Devices (PLDs) in read-out of high speed detectors Jack Fried INSTRUMENTATION DIVISION PLD ? PLD ? Muon Tracker PLD Muon.
智慧電子應用設計導論(1/3) Arduino MEGA 2560
The labjack. WHAT IS A LABJACK? An interface box that allows a computer to interact with the real world by collecting data and passing out instructions.
The InGaAs IR Array of Chunghwa Telecom Laboratory Chueh-Jen Lin and Shiang-Yu Wang, Optics and Infrared Laboratory In 2006, Advanced Technology Laboratory.
M. TWEPP071 MAPS read-out electronics for Vertex Detectors (ILC) A low power and low signal 4 bit 50 MS/s double sampling pipelined ADC M.
1 Carleton/Montreal Electronics development J.-P Martin (Montreal) Shengli Liu & M. Dixit (Carleton) LC TPC Meeting DESY Hamburg, 4 June 2007.
ASIC Development for Vertex Detector ’07 6/14 Y. Takubo (Tohoku university)
ECE 101 Exploring Electrical Engineering Chapter 7 Data Acquisition Herbert G. Mayer, PSU Status 11/30/2015 Derived with permission from PSU Prof. Phillip.
Noise Characterization of the SIDECAR ASIC Readout Chip for SNAP Martin Diaz Stanford Linear Accelerator Center August 14, 2008.
PHOTOTUBE SCANNING SETUP AT THE UNIVERSITY OF MARYLAND Doug Roberts U of Maryland, College Park.
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
ECAL front-end electronic status
Detectors of JWST Near IR Instruments
Scientific Detector Workshop, Baltimore, September 2017
Activities so far Meeting at Imperial, Paul and Matt
Front-end electronic system for large area photomultipliers readout
MAHESH BURSE, IUCAA, PUNE, INDIA
USB Project (22nd July) Ian Coulter.
SIDECAR ASIC Characterization Dan Pontillo
Testing the PPrASIC Karsten Penno KIP, University of Heidelberg
Background Developed by Teledyne Scientific & Imaging, LLC
Jean-Francois Genat, Sam Meehan, Eric Oberla August 26th 2009
PIC18F458 Analog-to-Digital
ADC32RF45 Testing.
Chis status report.
Turning photons into bits in the cold
Eye Movement Tracking Device Senior Design Project: P09004
SIDECAR ASIC characterization
Presentation transcript:

Readout Electronics: SIDECAR ASIC Hardware

SIDECAR ASIC Two sets of Control Electronics used: ARC and SIDECAR ASIC SIDECAR has great functionality; very powerful chip Challenge is to write assembly code to achieve functionality SIDECAR FEATURES 36 Analog Inputs 20 Digital I/O Clocks 20 Output Biases 36 16 bit ADCs 36 12 bit ADCs Taken from Loose et al. SPIE 2002 Taken from Loose et al. SPIE 2007

SIDECAR ASIC and H4RG HXRG ASIC JADE Computer SIDECAR ASIC set up at Rochester Imaging Detector Laboratory All Clocks and Biases probed during power-up and regular operation No Voltages above 3.3 V going to detector SIMPLE INTERFACE HXRG Hirose Connector ASIC JADE SIDECAR ASIC attached to an H4RG and connected to DELL Laptop with a USB cable Have tested ASIC over 125 foot fiber/USB cable Computer USB Cable

External Electronics: Data from ASIC CONFIG AND SCIENCE DATA TO/FROM SIDECAR = Spartan 3- FPGA Xilinx Firmware written by Teledyne JADE CARD No Unix libraries or source code available for USB microcontroller! Only precompiled .dll files containing classes. EZ-USB FX2LP(TM) USB Microcontroller Quick USB DLL written by Bitwise = MICROSOFT COM FUNCTIONS HalWrapper.dll written in C# and .NET COMPUTER IDE Written by Teledyne IDL Code or Other interface

Setup used at ESO - Cryogenic ASIC sits inside dewar Figure taken from Dorn et al. Evaluation of the Teledyne SIDECAR ASIC…’, SPIE 2006 - Cryogenic ASIC sits inside dewar Standard LGA socket packaging provided by Teledyne JADE Card sits outside of dewar; JADE not used by SNAP team

Readout Electronics: SIDECAR ASIC Firmware Note: Fine details, likely not necessary for Corner Raft Meeting

SIDECAR Video Inputs SIDECAR ASIC has capacitively coupled inputs Capacitive feedback used for gain Leakage currents cause voltage at node to rise Very noticeable at room temperature Must reset capacitors periodically to prevent large rise Problem: kTC noise Amplification – S3 and S6 are open Special sample and hold circuitry able to sample voltage on Cfb as reference

kTC Noise Removal Reset PreAmps once per frame Drift of voltage is apparent over the frame Reset PreAmps once per row Different voltage due to kTC noise appearing on caps is visible from row to row Reset PreAmps once per row with kTC removal Row to row noise is eliminated

SIDECAR ADC Averaging Noise of ADCs is ~2 ADU To beat it down, average input on multiple ADCs Input Routing Mux allows you to sample one input on 1-8 channels Simplified Portion of Routing Mux Detector Video Output Channel 7 Channel 6 Channel 5 Channel 4 Channel 3 Channel 2 Channel 1 Channel 0

ADC Averaging Results Noise goes down as 1/ as expected Only works if 4 or less outputs of HxRGs are used Second generation of SIDECAR ASIC expected to have lower noise