Technologies for integrating high- mobility compound semiconductors on silicon for advanced CMOS VLSI Han Yu ELEC5070.

Slides:



Advertisements
Similar presentations
Silicon on Insulator Advanced Electronic Devices Karthik Swaminathan.
Advertisements

by Alexander Glavtchev
© 2008 Silicon Genesis Corporation. All rights reserved. SiGen Equipment & Applications SiGen Equipment & Applications.
Pertemuan 5 Fabrikasi IC CMOS
MIT Heterostructure Materials and Devices Group Professor Clifton G. Fonstad OIfHPC ‘99 - Nov. 8-9 Monolithic Integration of Optoelectronic Devices with.
Physical structure of a n-channel device:
" On trying daring ideas with Herb". P.M.Petroff Professor Emeritus Materials Department, University of California, Santa Barbara.
Semiconductor Fundamentals OUTLINE General material properties Crystal structure Crystallographic notation Read: Chapter 1.
Recent progress in lasers on silicon Recent progress in lasers on silicon Hyun-Yong Jung High-Speed Circuits and Systems Laboratory.
Silicon Nanowire based Solar Cells
(AlGaN/GaN) High electron mobility transistors Low dimensional System Master of Nanoscience Olatz Idigoras Lertxundi.
SOI BiCMOS  an Emerging Mixed-Signal Technology Platform
1 Defects and Disorders in Semiconductors Jermell Powell ECE /15/06.
Advanced Semiconductor Physics ~ Dr. Jena University of Notre Dame Department of Electrical Engineering SIZE DEPENDENT TRANSPORT IN DOPED NANOWIRES Qin.
Microelectronics & Device Fabrication. Vacuum Tube Devices Thermionic valve Two (di) Electrodes (ode)
Technologies for Realizing Carbon Nano-Tube (CNT) Vias Clarissa Cyrilla Prawoto 26 November 2014.
MEMs Fabrication Alek Mintz 22 April 2015 Abstract
MSE-630 Gallium Arsenide Semiconductors. MSE-630 Overview Compound Semiconductor Materials Interest in GaAs Physical Properties Processing Methods Applications.
5/24/2016 Based on text by S. Mourad "Priciples of Electronic Systems" Digital Testing: Defects, Failures and Faults.
Wide Bandgap Semiconductor Detectors for Harsh Radiation Environments
2015/9/4System Arch 2008 (Fire Tom Wada) 1 SEMICONDUCTOR TECHNOLOGY -CMOS- Fire Tom Wada.
Application of through-silicon-via (TSV) technology to making of high-resolution CMOS image sensors Name: Qian YU Student ID:
Philip Kim Department of Physics Columbia University Toward Carbon Based Electronics Beyond CMOS Devices.
Twin Silicon Nanowire Field Effect Transistor (TSNWFET)
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #2. Chip Fabrication  Silicon Ingots  Wafers  Chip Fabrication Steps (FEOL, BEOL)  Processing Categories 
CMOS Scaling Two motivations to scale down
M.H.Nemati Sabanci University
Course Overview ECE/ChE 4752: Microelectronics Processing Laboratory Gary S. May January 8, 2004.
Silicon – On - Insulator (SOI). SOI is a very attractive technology for large volume integrated circuit production and is particularly good for low –
Advanced Process Integration
Crystal Growth of III/V Semiconductor Nanowires Kobi Greenberg.
Organic Electronics Presented By: Mehrdad Najibi Class Presentation for Advanced VLSI Course.
Epitaxial Deposition Daniel Lentz EE 518 Penn State University March 29, 2007 Instructor: Dr. J. Ruzyllo.
© 2008, Reinaldo Vega UC Berkeley Top-Down Nanowire and Nano- Beam MOSFETs Reinaldo Vega EE235 April 7, 2008.
SEMINAR PRESENTATION ON IC FABRICATION PROCESS PREPARED BY: GUIDED BY: VAIBHAV RAJPUT(12BEC102) Dr. USHA MEHTA SOURABH JAIN(12BEC098)
IC Fabrication Overview Procedure of Silicon Wafer Production
SEMICONDUCTOR TECHNOLOGY -CMOS-
High speed (207 GHz f  ), Low Thermal Resistance, High Current Density Metamorphic InP/InGaAs/InP DHBTs grown on a GaAs Substrate Y.M. Kim, M. Dahlstrǒm,
Tutorial 1 Derek Wright Wednesday, January 5 th, 2005.
Spencer/Ghausi, Introduction to Electronic Circuit Design, 1e, ©2003, Pearson Education, Inc. Chapter 3, slide 1 Introduction to Electronic Circuit Design.
W E L C O M E. T R I G A T E T R A N S I S T O R.
Materials Integration of III-V Compounds for Electronic Device Applications The funding for this project has provided us with the means to understand the.
IC Fabrication/Process
Introduction to Semiconductor Technology. Outline 3 Energy Bands and Charge Carriers in Semiconductors.
Advanced Power Electronics -- EPRI Preview P. M. Grant 13 March 1999 Strategic Initiative Program Beyond Silicon… Advanced Power Electronics for FACTS.
The Sixth International Workshop on Junction Technology (IWJT), May 15-16, 2006, Shanghai, China. Stack-layered metals AuSiNi ohmic contact to n-InP Wen-Chang.
1 Materials Beyond Silicon Materials Beyond Silicon By Uma Aghoram.
Thin Film Deposition. Types of Thin Films Used in Semiconductor Processing Thermal Oxides Dielectric Layers Epitaxial Layers Polycrystalline Silicon Metal.
EE 4611 INTRODUCTION, 13 January 2016 Semiconductor Industry Milestones Very pure silicon and germanium were manufactured PN junction diodes.
Deposition Techniques
Evaluation of Polydimethlysiloxane (PDMS) as an adhesive for Mechanically Stacked Multi-Junction Solar Cells Ian Mathews Dept. of Electrical and Electronic.
• Very pure silicon and germanium were manufactured
Basic Planar Processes
Microchip production Using Extreme Ultra Violet Lithography
Lecture 1 OUTLINE Important Quantities Semiconductor Fundamentals
Metal Semiconductor Field Effect Transistors
by Alexander Glavtchev
d ~ r Results Characterization of GaAsP NWs grown on Si substrates
Monolithic Integration of Optoelectronic Devices with VLSI Electronics
Semiconductor Fundamentals
SEMINAR 1. Title : Introduction to Spintronics and III-V-OI MOSFET for Post-Si Technology Node 2. Speaker : Hyung-jun Kim (Center for Spintronics at KIST)
Directed Self Assembly of Block Copolymers
Lecture 1 OUTLINE Important Quantities Semiconductor Fundamentals
SEMICONDUCTOR TECHNOLOGY -CMOS-
Layer Transfer Using Plasma Processing for SMART-Wafer
Lecture 1 OUTLINE Semiconductor Fundamentals
WORLD’S FIRST SMART BATTLE DRONE
• Very pure silicon and germanium were manufactured
Epitaxial Deposition
Strained Silicon Aaron Prager EE 666 April 21, 2005.
Presentation transcript:

Technologies for integrating high- mobility compound semiconductors on silicon for advanced CMOS VLSI Han Yu ELEC5070

Outline 1. Motivation and challenges 2. Integration Techniques Direct epitaxy on silicon Patterned substrate epitaxy Direct wafer bonding Nanowire 3. Conclusion

Why compound semiconductor needed? Si COMS Scaling to limit due to power issues Compound semiconductors with high mobility and small electron effective mass Material Electron Mobility(cm 2 /V∙S ) Electron Effective Mass(m 0 ) Si GaAs

Why on silicon ? Compound semiconductors: 1.No large area substrate 2. Low thermal conductivity 3. High cost Silicon: 1.Large area substrate available 2. High thermal conductivity of Si substrate 3. Low cost and matured technology

Challenges Generate defects

Direct epitaxy on silicon: buffer layers

Patterned substrate epitaxy: aspect ratio trapping

Direct wafer bonding Remember smart cut of SOI?

Nanowires

Conclusion Direct epitaxy on silicon: straight forward but relatively high defects Patterned substrate epitaxy: low defect density but small area Direct wafer bonding: very low defect density requiring very high quality surface Nanowires: lowest defect density but not compatible with conventional planar transistor system

Thank you!