Introduction to Interconnection Networks. Introduction to Interconnection network Digital systems(DS) are pervasive in modern society. Digital computers.

Slides:



Advertisements
Similar presentations
Provide data pathways that connect various system components.
Advertisements

Computer Architecture
Fundamentals of Computer Networks ECE 478/578
Spartan II Features  Plentiful logic and memory resources –15K to 200K system gates (up to 5,292 logic cells) –Up to 57 Kb block RAM storage  Flexible.
Chapter 8 Hardware Conventional Computer Hardware Architecture.
Computer Networks Computer Networks Term B10 Network Delay Network Delay Performance Problems.
What's inside a router? We have yet to consider the switching function of a router - the actual transfer of datagrams from a router's incoming links to.
I/O Channels I/O devices getting more sophisticated e.g. 3D graphics cards CPU instructs I/O controller to do transfer I/O controller does entire transfer.
University College Cork IRELAND Hardware Concepts An understanding of computer hardware is a vital prerequisite for the study of operating systems.
Recap – Our First Computer WR System Bus 8 ALU Carry output A B S C OUT F 8 8 To registers’ input/output and clock inputs Sequence of control signal combinations.
1 Evgeny Bolotin – ClubNet Nov 2003 Network on Chip (NoC) Evgeny Bolotin Supervisors: Israel Cidon, Ran Ginosar and Avinoam Kolodny ClubNet - November.
1 Lecture 24: Interconnection Networks Topics: communication latency, centralized and decentralized switches (Sections 8.1 – 8.5)
1 Evgeny Bolotin – ICECS 2004 Automatic Hardware-Efficient SoC Integration by QoS Network on Chip Electrical Engineering Department, Technion, Haifa, Israel.
Architecture and Routing for NoC-based FPGA Israel Cidon* *joint work with Roman Gindin and Idit Keidar.
I/O Subsystem Organization and Interfacing Cs 147 Peter Nguyen
The importance of switching in communication The cost of switching is high Definition: Transfer input sample points to the correct output ports at the.
Networks: Sample Performance Problems 1 Sample Network Performance Problems.
ECE 526 – Network Processing Systems Design
Network-on-Chip: Communication Synthesis Department of Computer Science Texas A&M University.
Advanced Computer Networks 1 Sample Network Performance Problems.
6. The CPU and Memory Chapt. 7.
Chapter 3 part II Data and Signals
Module I Overview of Computer Architecture and Organization.
Chapter 4 Queuing, Datagrams, and Addressing
Lecture 12 Today’s topics –CPU basics Registers ALU Control Unit –The bus –Clocks –Input/output subsystem 1.
The Microcomputer System In this presentation you will: Investigate the microprocessor Title Page.
On-Chip Networks and Testing
ECE 526 – Network Processing Systems Design Network Processor Architecture and Scalability Chapter 13,14: D. E. Comer.
Microcontrollers Microcontroller (MCU) – An integrated electronic computing device that includes three major components on a single chip Microprocessor.
Input/OUTPUT [I/O Module structure].
1 (Based on text: David A. Patterson & John L. Hennessy, Computer Organization and Design: The Hardware/Software Interface, 3 rd Ed., Morgan Kaufmann,
4 Linking the Components. © 2005 Pearson Addison-Wesley. All rights reserved Figure 4.1 This chapter focuses on how the hardware layer components are.
ECE 456 Computer Architecture
Computers organization & Assembly Language Chapter 0 INTRODUCTION TO COMPUTING Basic Concepts.
DEVICES AND COMMUNICATION BUSES FOR DEVICES NETWORK
1 CHAPTER 8 TELECOMMUNICATIONSANDNETWORKS. 2 TELECOMMUNICATIONS Telecommunications: Communication of all types of information, including digital data,
CSE 661 PAPER PRESENTATION
ICOM 6115©Manuel Rodriguez-Martinez ICOM 6115 – Computer Networks and the WWW Manuel Rodriguez-Martinez, Ph.D. Lecture 7.
CS 8501 Networks-on-Chip (NoCs) Lukasz Szafaryn 15 FEB 10.
COARSE GRAINED RECONFIGURABLE ARCHITECTURE FOR VARIABLE BLOCK SIZE MOTION ESTIMATION 03/26/
ECEG-3202 Computer Architecture and Organization Chapter 3 Top Level View of Computer Function and Interconnection.
Modes of transfer in computer
Chapter 4 MARIE: An Introduction to a Simple Computer.
Network Technologies Definitions –Network: physical connection that allows two computers to communicate –Packet: a unit of transfer »A sequence of bits.
INTRODUCTION.  Upon completing this topic, you should be able to: Illustrate a basic elements of digital computer system and their functions, Depicts.
L/O/G/O Input Output Chapter 4 CS.216 Computer Architecture and Organization.
Development of Programmable Architecture for Base-Band Processing S. Leung, A. Postula, Univ. of Queensland, Australia A. Hemani, Royal Institute of Tech.,
Computer Hardware A computer is made of internal components Central Processor Unit Internal External and external components.
Traffic Steering Between a Low-Latency Unsiwtched TL Ring and a High-Throughput Switched On-chip Interconnect Jungju Oh, Alenka Zajic, Milos Prvulovic.
Lecture # 03 Switching Course Instructor: Engr. Sana Ziafat.
21-Dec-154/598N: Computer Networks Cell Switching (ATM) Connection-oriented packet-switched network Used in both WAN and LAN settings Signaling (connection.
Interconnect Networks Basics. Generic parallel/distributed system architecture On-chip interconnects (manycore processor) Off-chip interconnects (clusters.
4 Linking the Components Linking The Components A computer is a system with data and instructions flowing between its components in response to processor.
THE MICROPROCESSOR A microprocessor is a single chip of silicon that performs all of the essential functions of a computer central processor unit (CPU)
IT3002 Computer Architecture
Group 1 chapter 3 Alex Francisco Mario Palomino Mohammed Ur-Rehman Maria Lopez.
Spring EE 437 Lillevik 437s06-l22 University of Portland School of Engineering Advanced Computer Architecture Lecture 22 Distributed computer Interconnection.
1 Basic Processor Architecture. 2 Building Blocks of Processor Systems CPU.
Univ. of TehranIntroduction to Computer Network1 An Introduction to Computer Networks University of Tehran Dept. of EE and Computer Engineering By: Dr.
Computer Communication & Networks Lecture # 03 Circuit Switching, Packet Switching Nadeem Majeed Choudhary
Data Communication Networks Lec 13 and 14. Network Core- Packet Switching.
Univ. of TehranIntroduction to Computer Network1 An Introduction to Computer Networks University of Tehran Dept. of EE and Computer Engineering By: Dr.
Computer Data Communication
Israel Cidon, Ran Ginosar and Avinoam Kolodny
Overview of Computer Architecture and Organization
A simple network connecting two machines
Networking What are the basic concepts of networking? Three classes
Multiprocessors and Multi-computers
Presentation transcript:

Introduction to Interconnection Networks

Introduction to Interconnection network Digital systems(DS) are pervasive in modern society. Digital computers - simulating physical systems, managing large databases, preparing documents and etc Audio and video entertainment is increasingly being delivered and processed in digital form. Finally, almost all products from automobiles to home appliances are digitally controlled.

Digital Systems Communication (Moves Data) Communication (Moves Data) Memory (Stores Data) Memory (Stores Data) Logic (Transfers and combines Data) Logic (Transfers and combines Data)

Digital Systems Logic (Transfers and combines Data) Logic (Transfers and combines Data) Memory (Stores Data) Memory (Stores Data) Communication (Moves Data) Communication (Moves Data) Interconnection Network

Performance – limited by communication/interconnection not logic/memory Power - most of the clock cycle spent on wire delays not gate delay. Technology improves, memories and processors become small, fast, and inexpensive. Also, the frequency of communication between components is lagging far beyond the clock rates of modern processors. These factors combine to make interconnection the key factor in the success of future digital systems.

Interconnection Network ApplicationAlgorithmProgramming LanguageOperating System Instruction Set Architecture Micro-architecture Register Transfer LevelCircuitsDevicesTechnology Computer Architecture LogicMem Logic Mem LogicMem Interconnection Network

Network Scenario “On-chip networks may deliver data between memory arrays, registers, and arithmetic units within a single processor “

Why Networks ? Computing demands Processors requirements What is the Solution ?

Three question about Interconnection Networks What is an Interconnection Network ? An Interconnection Network is a programmable system that transports data between terminal.

Where do you find Interconnection Network ? They are used in almost all digital systems that are large enough to have two components to connect. The most common applications computer systems and communication switches Computer System - they connect processors to memories and input/output (I/O) devices to I/O controllers Communication Switches - They connect input ports to output ports

Why are interconnection networks important ? Because they are a limiting factor in the performance of many systems The interconnection network between processor and memory largely determines the memory latency and memory bandwidth, two key performance factors, in a computer system of many systems The performance of the interconnection network in a communication switch largely determines the capacity (data rate and number of ports) of the switch

Why on-chip networks ? They provide external connectivity from system to outside world Also, connectivity within a single computer system at many levels I/O units, chips, modules and blocks inside chips Trends: high demand on communication bandwidth Increased computing power and storage capacity Switched networks are replacing buses Integral part of many-core architectures Energy consumed by communication will exceed that of computation in future systems

NoC: A paradigm Shift in VLSI s s s s ss s s Module s From: Dedicated signal wiresTo: Shared network Network switch Computing Module Point to Point Link

Processing element Network Interface Router Input buffers Unidirectional links NoC Architecture

Perspective 1: NoC vs. Bus Aggregate bandwidth grows Link speed unaffected by N Concurrent spatial reuse Pipelining is built-in Distributed arbitration However: No performance guarantee Extra delay in routers Area and power overhead? Modules need NI Unfamiliar methodology  Bandwidth is shared  Speed goes down as N grows  No concurrency  Pipelining is tough  Central arbitration However :  Fairly simple and familiar NoC Bus AB E C D Shared Bus

Perspective 2: NoC vs. Off-chip Networks Cost is in the links Latency is tolerable Traffic/applications unknown Changes at runtime Adherence to networking standards  Sensitive to cost: area power  Wires are relatively cheap  Latency is critical  Traffic may be known a-priori  Design time specialization  Custom NoCs are possible  Example: Off-Chip NetworksNoC

Performance Metrics: Packet Latency Effective Bandwidth

Terms and Definitions: Bandwidth: Maximum rate at which information can be transferred (including packet header, payload and trailer) Unit: bits per second (bps) or bytes per second (Bps) Time of flight: Time for first bit of a packet to arrive at the receiver Includes the time for a packet to pass through the network, not including the transmission time Unit: Picoseconds (OCNs), nanoseconds (SANs), microseconds (LANs), milliseconds (WANs)

Transmission time: The time for a packet to pass through the network, not including the time of flight Equal to the packet size divided by the data bandwidth of the link Transport latency: Sum of the time of flight and the transmission time Measures the time that a packet spends in the network Sending overhead (latency): Time to prepare a packet for injection, including hardware/software A constant term (packet size) plus a variable term (buffer copies) Receiving overhead (latency): Time to process an incoming packet at the end node A constant term plus a variable term Includes cost of interrupt, packet reorder and message reassembly

Receiver Sender Sending overhead Transmission time (bytes/bandwidth) Time of flight Transmission time (bytes/bandwidth) Receiving overhead Transport latency Total latency Time Latency = Sending Overhead + Time of flight + + Receiving Overhead packet size Bandwidth

Example (latency): calculate the total packet latency for interconnect distances of 0.5 cm, 5 m, 5,000 m, and 5,000 km Assume a dedicated-link network with 8 Gbps (raw) data bandwidth per link Device A sends 100-byte packets (header included) Overheads Sending overhead: x ns/byte Receiving overhead: 4/3(x) ns/byte x is 0 μs for OCN, 0.3 μs for SAN, 3 μs for LAN, 30 μs for WAN Assume time of flight consists only of link propagation delay (no other sources of delay) int. network Device A Device B 8 Gbps raw data bandwidth per link Cr

int. network Device A Device B 8 Gbps raw data bandwidth per link Cr Latency OCN = 5 ns ns ns + 5 ns = ns Latency SAN = μs ns μs μs = μs Latency LAN = μs + 25 μs μs μs = μs Latency WAN = μs + 25 μs μs μs = ms Latency = Sending overhead + Time of flight + Packet size Bandwidth + Receiving overhead