CHAPTER 5 I/O PRINCIPLE Understand the principles of System Bus

Slides:



Advertisements
Similar presentations
I/O Organization popo.
Advertisements

Accessing I/O Devices Processor Memory BUS I/O Device 1 I/O Device 2.
INPUT-OUTPUT ORGANIZATION
Chapter 10 Input/Output Organization. Connections between a CPU and an I/O device Types of bus (Figure 10.1) –Address bus –Data bus –Control bus.
I/O Interfaces.
I/O Unit.
CS-334: Computer Architecture
FIU Chapter 7: Input/Output Jerome Crooks Panyawat Chiamprasert
Avishai Wool lecture Introduction to Systems Programming Lecture 8 Input-Output.
COMP3221: Microprocessors and Embedded Systems Lecture 15: Interrupts I Lecturer: Hui Wu Session 1, 2005.
Architectural Support for Operating Systems. Announcements Most office hours are finalized Assignments up every Wednesday, due next week CS 415 section.
I/O Subsystem Organization and Interfacing Cs 147 Peter Nguyen
Input/Output and Communication
Unit-5 CO-MPI autonomous
INPUT-OUTPUT ORGANIZATION
INPUT/OUTPUT ARCHITECTURE By Truc Truong. Input Devices Keyboard Keyboard Mouse Mouse Scanner Scanner CD-Rom CD-Rom Game Controller Game Controller.
331: STUDY DATA COMMUNICATIONS AND NETWORKS.  1. Discuss computer networks (5 hrs)  2. Discuss data communications (15 hrs)
System Resources INFO1119 (Fall 2012).
Input/Output. Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower.
Chapter 7 Input/Output Luisa Botero Santiago Del Portillo Ivan Vega.
Chapter 8 Input/Output. Busses l Group of electrical conductors suitable for carrying computer signals from one location to another l Each conductor in.
Bus structures Unit objectives Describe the primary types of buses, and define interrupt, IRQ, I/O address, DMA, and base memory address Describe the features.
Chapter 10: Input / Output Devices Dr Mohamed Menacer Taibah University
System Resources.
NETW 3005 I/O Systems. Reading For this lecture, you should have read Chapter 13 (Sections 1-4, 7). NETW3005 (Operating Systems) Lecture 10 - I/O Systems2.
Interrupts and DMA CSCI The Role of the Operating System in Performing I/O Two main jobs of a computer are: –Processing –Performing I/O manage and.
1 Lecture 20: I/O n I/O hardware n I/O structure n communication with controllers n device interrupts n device drivers n streams.
© Janice Regan, CMPT 300, May CMPT 300 Introduction to Operating Systems Principles of I/0 hardware.
IRQ  The IRQ is a number set in the computer for the interrupt request.  assigned to devices to allow it to "interrupt", or send a signal, to the computer.
Computers Are Your Future Eleventh Edition Chapter 2: Inside the System Unit Copyright © 2011 Pearson Education, Inc. Publishing as Prentice Hall1.
Computer Architecture Lecture10: Input/output devices Piotr Bilski.
Input/Output 2 What is I/O? How we get the CPU to communicate with devices From the computer’s point of view, it’s just 1’s and 0’s Gets interpreted.
Dr Mohamed Menacer College of Computer Science and Engineering Taibah University CE-321: Computer.
COMPUTER ORGANIZATIONS CSNB123 NSMS2013 Ver.1Systems and Networking1.
I/O Computer Organization II 1 Interconnecting Components Need interconnections between – CPU, memory, I/O controllers Bus: shared communication channel.
Accessing I/O Devices Processor Memory BUS I/O Device 1 I/O Device 2.
Computer System Internal components - The processor - Main memory - I / O controllers - Buses External components (peripherals). These include: - keyboard.
CH10 Input/Output DDDData Transfer EEEExternal Devices IIII/O Modules PPPProgrammed I/O IIIInterrupt-Driven I/O DDDDirect Memory.
THE MICROPROCESSOR A microprocessor is a single chip of silicon that performs all of the essential functions of a computer central processor unit (CPU)
Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower than CPU.
IT3002 Computer Architecture
Chapter 7 Channel organization. Group members  Bilal Ahmed  Mehmal javed  Faisal khan janjua  Harris bashir.
بسم الله الرحمن الرحيم MEMORY AND I/O.
1 Device Controller I/O units typically consist of A mechanical component: the device itself An electronic component: the device controller or adapter.
Von Neumann Machines. 3 The Von Neumann Architecture Model for designing and building computers, based on the following three characteristics: 1)The.
I/O SYSTEMS MANAGEMENT Krishna Kumar Ahirwar ( )
Input/Output and Communication
UNIT – Microcontroller.
Presented By: Navneet Kaur Randhawa Lect. I.T. Deptt. GPC,Amritsar
Operating Systems (CS 340 D)
System unit Performed by Bektasova P.S. Checked by Sultanova Zh.Zh.
Input/Output.
1 Input-Output Organization Computer Organization Computer Architectures Lab Peripheral Devices Input-Output Interface Asynchronous Data Transfer Modes.
CS 286 Computer Organization and Architecture
CS703 - Advanced Operating Systems
IRQ, DMA and I/O Ports - Introduction -
Microcomputer Architecture
BIC 10503: COMPUTER ARCHITECTURE
Operating Systems Chapter 5: Input/Output Management
COMPUTER PERIPHERALS AND INTERFACES
Interrupt handling Explain how interrupts are used to obtain processor time and how processing of interrupted jobs may later be resumed, (typical.
COMP3221: Microprocessors and Embedded Systems
Chapter 13: I/O Systems.
Presentation transcript:

CHAPTER 5 I/O PRINCIPLE Understand the principles of System Bus Understand the I/O Principles, its control and respond Understand the using of IRQ and DMA and differentiate it purposes. Understanding System Resources

System Bus At the heart of the computer is the microprocessor system: CPU (central processing unit), also called a processor Memory circuits — ROM and RAM — containing programs and data I/O circuits controlling Bus: subsystem transfer data between computer components inside a computer or between computer.

trigger a read or write operation, and select either memory or I/O. I/O PRINCIPLE broadcast the location it wishes to read from (or write to). trigger a read or write operation, and select either memory or I/O. Data is sent to/from the CPU.

Expansion & Local Bus Local bus : section of the system bus that connects CPU & memory . Some graphic cards directly into local bus because it faster that normal expansion bus

CONTROLLING I/O DEVICES Control & data registers Device Controller Device controllers are usually operated by use of a control register (which selects the mode of operation) and a data register (which carries data to / from the device). I/O Addresses unique addresses for device controller

I/O Addresses Port I/O (port mapped) Use separated set of addressed is used for I/O devices. Memory mapped I/O Use wire I/O devices directly into memory addressed Remove the special I/O instructions But decreased the amount address of RAM and ROM

RESPONDING TO I/O DEVICES Polling The simplest method The CPU checks the control register at regular intervals, looking for a specific code.  However, most of the time the device will have nothing to report. Inefficient and poor technique. Interrupt The better solution Install an interrupt wire feeding back to the CPU.  When a device is ready to report back it sends a signal along this wire (part of the control bus).  The CPU pauses its current task and deals with the device; it then resumes what it was doing. Interrupt service routine (part of the device driver) - the program code that deals with the device

IRQ (Interrupt request line) www.pccomputersnotes.com IRQ (Interrupt request line) IRQ special pathways directly to processor that a device use to get attention of the CPU when it needs to. DMA (Direct Memory Access) Allow specific devices such as hard disk, CD ROMs, tape drive & sound cards to access memory directly without having pass through CPU.

IRQ (Interrupt request line) http://en.wikipedia.org/wiki/Interrupt_request IRQ (Interrupt request line) interrupt request (or IRQ) is a hardware signal sent to the processor that temporarily stops a running program and allows a special program, an interrupt handler, to run instead. Interrupts are used to handle such events as data receipt from a modem or network, or a key press or mouse movement

IRQs CONCEPTS There are many devices but only one interrupt wire. PCs use an interrupt controller chip to create multiple interrupt wires, each fed to a different device.  When a device signals an interrupt the chip triggers the main interrupt wire and tells the CPU which device has called, allowing the appropriate service routine to be carried out. Lines go through an interrupt controller (chipset) that checks information before passing to CPU. Each line has specific number.

DMA CONCEPT When large blocks of data need to be transferred between a device and main memory, the CPU sends a signal to a special chip called the DMA controller. This chip disconnects the CPU, hijacking the system bus, and juggles bus signals to feed data directly from I/O to memory (or from memory to I/O).  When finished, control is handed back again to the CPU.

DMA Faster data transfers www.pccomputersnotes.com DMA Faster data transfers Every device need own the channel , If two devices are assign the same DMA it will no write memory properly and caused resource conflict and freeze system.

Serial Transmission Sender transmitted Receiver received Data is transmitted, on a single channel/single data wire, one bit at a time one after another at regular intervals. Slower but more effective over longer distances and require fewer wires. Each bit is sent over a single wire, one after the other Usually no signal lines are used to convey clock (timing information) Sender transmitted Receiver received 1 1 1 1 Graham Betts

Parallel Transmission each bit has it’s own piece of wire along which it travels often used to send data to a printer. Parallel transmission is obviously faster, in that all bits are sent at the same time, whereas serial transmission is slower, because only one bit can be sent at a time. Parallel transmission is very costly for anything except short links. 1 1 Receiver received Sender transmitted 1 1 All bits are sent simultaneously Graham Betts

Male and Female Connectors Holes Pins Typical parallel port Typical serial port Source Black Box

Types of serial transfer Synchronous (where data words are sent continuously and the clock pulse accompanies the data signal) Asynchronous (where data words are sent at irregular intervals)