Uli Schäfer Trigger Status JEP (JET/ENERGY PROCESSOR) Komponenten JEM0 (JET/ENERGY MODULE) -Hardware -Firmware JEM1 nächste Tests / Termine Production.

Slides:



Advertisements
Similar presentations
System Design GroupInstrumentationViraj PereraRAL2-March-01 Prototype ROD Prototype ROD (6U VME) – Requirements 4 channel (CPMs) prototype Perform zero.
Advertisements

Uli Schäfer JEM Status and Test Results Hardware status JEM0 Hardware status JEM1 RAL test results.
Uli Schäfer JEM Status and plans Hardware status JEM0 Hardware status JEM1 Plans.
8 th Workshop on Electronics for LHC experiments - Colmar- September 9 th -13 th 2002Gilles MAHOUT Prototype Cluster Processor Module for the ATLAS Level-1.
5th April, 2005JEM FDR1 JEM FDR: Design and Implementation JEP system requirements Architecture Modularity Data Formats Data Flow Challenges : Latency.
Phase-0 Topological Processor Uli Schäfer Johannes Gutenberg-Universität Mainz Uli Schäfer 1.
Programmable logic devices / tools Programmable logic devices are digital logic devices, providing combinatorial logic (gates, look-up tables) and flip-flops.
ATLAS L1 Calorimeter Trigger Upgrade - Uli Schäfer, MZ -
GOLD Status and Phase-1 Plans Andi E. & Uli S. Uli Schäfer 1.
Uli Schäfer 1 BLT – status – plans BLT – backplane and link tester Recent backplane test results Test plans – week June 15.
Phase-0 topological processor Uli Schäfer Johannes Gutenberg-Universität Mainz Uli Schäfer 1.
Level-1 Topology Processor for Phase 0/1 - Hardware Studies and Plans - Uli Schäfer Johannes Gutenberg-Universität Mainz Uli Schäfer 1.
JEM upgrades and optical data transmission to FEX for Phase 1 Andi E. & Uli S. Uli Schäfer 1.
Uli Schäfer 1 (Not just) Backplane transmission options Upgrade will always be in 5 years time.
Uli Schäfer 1 Mainz L1Calo upgrade activities news – BLT hardware/firmware status.
Uli Schäfer JEM Plans Status (summary) Further standalone tests Sub-slice test programme JEM re-design Slice test.
Uli Schäfer JEM0 Status (summary) 3 JEM0s up and running: JEM0.0 used for standalone tests only (Mainz) JEM0.1 fully qualified module0 JEM0.2 (like JEM0.1.
Uli Schäfer 1 JEM: Status and plans Pre-Production modules Status Plans.
Uli Schäfer 1 JEM PRR Design changes Post-FDR tests FDR issues.
Uli Schäfer, Mainz Univ. / ATLAS L1 Calorimeter Trigger ATLAS L1 Calorimeter Trigger / DCS ATLAS L1 Calorimeter Trigger Overview Signals monitored by DCS.
Uli Schäfer JEM0 JEM0 Hardware : overview, history, and status JEM0 Firmware : algorithms, status JEM - The next iteration : many questions, few answers.
Uli Schäfer 1 (Not just) Backplane transmission options.
5th April, 2005JEM FDR1 Energy Sum Algorithm In all stages saturate outputs if input is saturated or arithmetic overflow occurs Operate on 40Mb/s data.
S. Silverstein For ATLAS TDAQ Level-1 Trigger updates for Phase 1.
Uli Schäfer JEM0 hardware history and status JEM - The next iteration : many questions, few answers test plans and time scale.
Uli Schäfer 1 JEM1: Status and plans Hardware status Firmware status Plans.
Uli Schäfer JEM0 (*) JEM0 Hardware : overview, history, and status JEM0 Firmware : algorithms, status JEM – plans and timescale (*) Module0 specifications.
Uli Schäfer 1 JEM: Status and plans Pre-Production modules Status Plans.
Uli Schäfer JEM Status and plans Firmware -Algorithms -Tools -Status Hardware -JEM1 -Status Plans.
Uli Schäfer 1 JEM: Status and plans JEM1.2 Status Test results Plans.
Uli Schäfer 1 (Not just) Backplane transmission options Uli, Sam, Yuri.
Uli Schäfer 1 JEM1: Status and plans JEM1.1 Status Plans.
5th April, 2005JEM FDR1 JEM FDR: Design and Implementation JEP system requirements Architecture Modularity Data Formats Data Flow Challenges : Latency.
Uli Schäfer 1 CP/JEP backplane test module What’s the maximum data rate into the S-CMM for phase-1 upgrade ?
Uli Schäfer 1 Production modules Status Plans JEM: Status and plans.
Uli Schäfer 1 JEM1: Status and plans Hardware status Firmware status Plans.
Hardware status GOLD Generic Opto Link Demonstrator Uli Schäfer 1.
Uli Schäfer 1 JEM Test Strategies Current plan: no JTAG tests at R&S  initial tests done at MZ Power-up / currents Connectivity tests (JTAG) per (daughter)
Uli Schäfer JEM Status and plans RAL test results Hardware status Firmware Plans.
Uli Schäfer JEM1 In input modules T,S probably mix of φ-bins 5,6 due to routing problems of high-speed LVDS links With current algorithm rounding errors.
Uli Schäfer JEM hardware / test JEM0 test programme Mainz standalone RAL sub-slice test JEM re-design Heidelberg slice test.
Uli Schäfer 1 JEM1: Status and plans power Jet Sum R S T U VME CC RM ACE CAN Flash TTC JEM1.0 status JEM1.1 Plans.
Uli Schäfer 1 (Not just) Backplane transmission options.
Uli Schäfer JEM Status and plans Firmware Hardware status JEM1 Plans.
Uli Schäfer 1 JEM: Status and plans Production / commissioning Plans.
Uli Schäfer JEM Status and plans Algorithms Hardware JEM0, JEM1 Tests Plans.
Uli Schäfer 1 Production modules Status Plans JEM: Status and plans.
Tony Gillman ASSO - 16 October 2001 ASSO - Level-1 Calorimeter Trigger Cluster and Jet/Energy Processors l Overview l Deliverables l Programme organisation.
Status and planning of the CMX Philippe Laurens for the MSU group Level-1 Calorimeter Trigger General Meeting, CERN May 24, 2012.
JEP HW status and FW integration plans Uli Schaefer and Pawel Plucinski Johannes-Gutenberg Universitaet Mainz Stockholm University.
CMX (Common Merger eXtension module) Y. Ermoline for CMX collaboration Preliminary Design Review, Stockholm, 29 June 2011.
Hardware status GOLD Generic Opto Link Demonstrator Assess the use of optical backplane connectivity for use on L1Calo Uli Schäfer 1.
Uli Schäfer 1 JEM configurator progress FPGAs are RAM-based programmable logic devices Need to be loaded with a ‘configuration’ after power-up, so as to.
Uli Schäfer 1 JEM Status and plans Hardware -JEM1 -Status Firmware -Algorithms -Status Plans.
CMX status Yuri Ermoline for the MSU group Mini-TDAQ week, CERN, 9-11 July 2012,
Status and planning of the CMX Wojtek Fedorko for the MSU group TDAQ Week, CERN April , 2012.
ATLAS Trigger / current L1Calo Uli Schäfer 1 Jet/Energy module calo µ CTP L1.
CMX Hardware Overview Chip Brock, Dan Edmunds, Philippe Yuri Wojciech Michigan State University 19-May-2014.
Samuel Silverstein Stockholm University CMM++ firmware development Backplane formats (update) CMM++ firmware.
Samuel Silverstein, SYSF ATLAS calorimeter trigger upgrade work Overview Upgrade to PreProcessor MCM Topological trigger.
CMX: Update on status and planning Yuri Ermoline, Wojciech Dan Edmunds, Philippe Laurens, Chip Michigan State University 7-Mar-2012.
Samuel Silverstein, Stockholm University For the ATLAS TDAQ collaboration The Digital Algorithm Processors for the ATLAS Level-1 Calorimeter Trigger.
ATLAS calorimeter and topological trigger upgrades for Phase 1
Generic Opto Link Demonstrator
Implementation of the Jet Algorithm ATLAS Level-1 Calorimeter Trigger
Run-2  Phase-1  Phase-2 Uli / Mainz
ATLAS: Level-1 Calorimeter Trigger
CPM plans: the short, the medium and the long
(Not just) Backplane transmission options
We are working on developing “cheap” RTD monitoring channels for the CMS Phase-2 requirements. The channels will provide the complete readout for 4-wire.
Presentation transcript:

Uli Schäfer Trigger Status JEP (JET/ENERGY PROCESSOR) Komponenten JEM0 (JET/ENERGY MODULE) -Hardware -Firmware JEM1 nächste Tests / Termine Production Schedule

Uli Schäfer JEP 2 crates mit je: 16 JEMs (MZ, jet code : Stockholm)) 1 sum merger (CMM RAL / Firmware MZ) (VHDL V.0 code RAL (Andrea) 1 jet merger (CMM RAL / Stockholm ?) VMM (RAL) VME-MOUNT TCM (RAL) TIMING/CONTROL Backplane (Stockholm) CPU (cots) ROD crate mit RODs (RAL / MZ ?) READOUT DRIVER Alle Komponenten in Prototyp-Phase (slice test)

Uli Schäfer JEM0 Hardware (2 Module) :ok TTCrx (v.0) daughter / Stockholm (v.1?) (?) G-link line driver(?) Programmierbare Logikbausteine: 11 Input Processors(ok) Main Processor(jet / ROI?)(ok) Control FPGA(ok) ROC READOUT CONTROLLER (ok ?) CPLDs(ok) Wechsel der VHDL-Tools (HDL-Designer läuft nicht sauber mit Xilinx ISE5)

Uli Schäfer Functional blocks Real-time data path ok Control (VME, configuration)(ok) Monitoring (playback/spy) (ok) DAQ(??)

Uli Schäfer JEM1 Konzept PCB / assembly-Probleme bei JEM0 >>> Modulares Konzept 4 Input daughters - Input FPGA & de-serialiser ROC daughter – ROC & control (VME/config/CAN) (Neu: TTC, CAN, configuration f. Kompatibilität CPM) Main processor auf mainboard (1.28mm pitch) Neue FPGA-Typen (Virtex2) on-chip Serienterminatoren, 1.5V signalling

Uli Schäfer JEM1 Main Processor Input Processor 15* ' LVDS links 6 links per de-serialiser Config VME ROC TTC G G 15 x 6-channel de- serialisers : SCAN Input Processors : XC2V1500 Main Processor XC2V2000 DCS 6 VME

Uli Schäfer JEM1 Status Input daughter -PCB in Fertigung -Fertigungsprobleme -Lieferung in ca. 2 Wochen (KW24?) -Bestückung ca. 2 Wochen ROC -Design begonnen Mainboard ? Test boards -JTAG Testboard-Design begonnen -VME Testboard ? (Reinhold D. ?) -?? Adaptation JEM Firmware und Software

Uli Schäfer Sonstiges Latency assessment : JEM ok. Common merger ??? Tests und Termine Stockholm/Mainz Test in MZ 2.Juni > zu spät ????? RAL Test 16. Juni ROD review & QMW meeting: 30.6 / Weitere RAL Tests im Sommer

Feedback: Privacy Policy Feedback
Do Not Sell My Personal Information
About project: SlidePlayer Terms of Service

© 2024 SlidePlayer.com Inc. All rights reserved.