L i a b l eh kC o m p u t i n gL a b o r a t o r y On Effective TSV Repair for 3D- Stacked ICs Li Jiang †, Qiang Xu † and Bill Eklow § † CUhk REliable.

Slides:



Advertisements
Similar presentations
THERMAL-AWARE BUS-DRIVEN FLOORPLANNING PO-HSUN WU & TSUNG-YI HO Department of Computer Science and Information Engineering, National Cheng Kung University.
Advertisements

© 2008 Cisco Systems, Inc. All rights reserved.Cisco Confidential 1 Bill Eklow October 26, D Test Issues.
Defect Tolerance for Yield Enhancement of FPGA Interconnect Using Fine-grain and Coarse-grain Redundancy Anthony J. YuGuy G.F. Lemieux September 15, 2005.
A Novel 3D Layer-Multiplexed On-Chip Network
1 Pattern-Directed Circuit Virtual Partitioning for Test Power Reduction Qiang Xu The Chinese University of Hong Kong Dianwei Hu and Dong Xiang Tsinghua.
Flattened Butterfly Topology for On-Chip Networks John Kim, James Balfour, and William J. Dally Presented by Jun Pang.
Optimal Testing of Digital Microfluidic Biochips: A Multiple Traveling Salesman Problem R. Garfinkel 1, I.I. Măndoiu 2, B. Paşaniuc 2 and A. Zelikovsky.
1 Sensor Relocation in Mobile Sensor Networks Guiling Wang, Guohong Cao, Tom La Porta, and Wensheng Zhang Department of Computer Science & Engineering.
Defect Tolerance for Yield Enhancement of FPGA Interconnect Using Fine-grain and Coarse-grain Redundancy Anthony J. Yu August 15, 2005.
Defect Tolerance for Yield Enhancement of FPGA Interconnect Using Fine-grain and Coarse-grain Redundancy Anthony J. Yu August 15, 2005.
On Modeling the Lifetime Reliability of Homogeneous Manycore Systems Lin Huang and Qiang Xu CUhk REliable computing laboratory (CURE) The Chinese University.
Hsiang-Chieh Liao 01/15/04 FFAST: An FPGA Fault Simulation Tool for Stuck-at and Path-Delay Faults Laboratory for Reliable Computing (LaRC) Electrical.
Beneficial Caching in Mobile Ad Hoc Networks Bin Tang, Samir Das, Himanshu Gupta Computer Science Department Stony Brook University.
Placement of Integration Points in Multi-hop Community Networks Ranveer Chandra (Cornell University) Lili Qiu, Kamal Jain and Mohammad Mahdian (Microsoft.
Power-Aware Placement
L i a b l eh kC o m p u t i n gL a b o r a t o r y Performance Yield-Driven Task Allocation and Scheduling for MPSoCs under Process Variation Presenter:
A General approach to MPLS Path Protection using Segments Ashish Gupta Ashish Gupta.
FPGA Defect Tolerance: Impact of Granularity Anthony YuGuy Lemieux December 14, 2005.
Metal Layer Planning for Silicon Interposers with Consideration of Routability and Manufacturing Cost W. Liu, T. Chien and T. Wang Department of CS, NTHU,
A General approach to MPLS Path Protection using Segments Ashish Gupta Ashish Gupta.
CoNA : Dynamic Application Mapping for Congestion Reduction in Many-Core Systems 2012 IEEE 30th International Conference on Computer Design (ICCD) M. Fattah,
L i a b l eh kC o m p u t i n gL a b o r a t o r y On Effective and Efficient In-Field TSV Repair for Stacked 3D ICs Presenter: Li Jiang Li Jiang †, Fangming.
MGR: Multi-Level Global Router Yue Xu and Chris Chu Department of Electrical and Computer Engineering Iowa State University ICCAD
A Topology-based ECO Routing Methodology for Mask Cost Minimization Po-Hsun Wu, Shang-Ya Bai, and Tsung-Yi Ho Department of Computer Science and Information.
Authors: Jia-Wei Fang,Chin-Hsiung Hsu,and Yao-Wen Chang DAC 2007 speaker: sheng yi An Integer Linear Programming Based Routing Algorithm for Flip-Chip.
Fundamental Lower Bound for Node Buffer Size in Intermittently Connected Wireless Networks Yuanzhong Xu, Xinbing Wang Shanghai Jiao Tong University, China.
IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS 2007 (TPDS 2007)
L i a b l eh kC o m p u t i n gL a b o r a t o r y Yield Enhancement for 3D-Stacked Memory by Redundancy Sharing across Dies Li Jiang, Rong Ye and Qiang.
Mobility Limited Flip-Based Sensor Networks Deployment Reporter: Po-Chung Shih Computer Science and Information Engineering Department Fu-Jen Catholic.
CAFE router: A Fast Connectivity Aware Multiple Nets Routing Algorithm for Routing Grid with Obstacles Y. Kohira and A. Takahashi School of Computer Science.
QoS-Aware In-Network Processing for Mission-Critical Wireless Cyber-Physical Systems Qiao Xiang Advisor: Hongwei Zhang Department of Computer Science Wayne.
Network Aware Resource Allocation in Distributed Clouds.
1 SOC Test Architecture Optimization for Signal Integrity Faults on Core-External Interconnects Qiang Xu and Yubin Zhang Krishnendu Chakrabarty The Chinese.
TSV-Aware Analytical Placement for 3D IC Designs Meng-Kai Hsu, Yao-Wen Chang, and Valerity Balabanov GIEE and EE department of NTU DAC 2011.
A Polynomial Time Approximation Scheme For Timing Constrained Minimum Cost Layer Assignment Shiyan Hu*, Zhuo Li**, Charles J. Alpert** *Dept of Electrical.
Solving Hard Instances of FPGA Routing with a Congestion-Optimal Restrained-Norm Path Search Space Keith So School of Computer Science and Engineering.
1 Global Routing Method for 2-Layer Ball Grid Array Packages Yukiko Kubo*, Atsushi Takahashi** * The University of Kitakyushu ** Tokyo Institute of Technology.
When In-Network Processing Meets Time: Complexity and Effects of Joint Optimization in Wireless Sensor Networks Department of Computer Science, Wayne State.
Improving Capacity and Flexibility of Wireless Mesh Networks by Interface Switching Yunxia Feng, Minglu Li and Min-You Wu Presented by: Yunxia Feng Dept.
Low-Power Gated Bus Synthesis for 3D IC via Rectilinear Shortest-Path Steiner Graph Chung-Kuan Cheng, Peng Du, Andrew B. Kahng, and Shih-Hung Weng UC San.
UC San Diego / VLSI CAD Laboratory Incremental Multiple-Scan Chain Ordering for ECO Flip-Flop Insertion Andrew B. Kahng, Ilgweon Kang and Siddhartha Nath.
Network Survivability Against Region Failure Signal Processing, Communications and Computing (ICSPCC), 2011 IEEE International Conference on Ran Li, Xiaoliang.
Layout-Driven Test-Architecture Design and Optimization for 3D SoCs under Pre-Bond Test- Pin-Count Constraint Li Jiang 1, Qiang Xu 1, Krishnendu Chakrabarty.
Zibin Zheng DR 2 : Dynamic Request Routing for Tolerating Latency Variability in Cloud Applications CLOUD 2013 Jieming Zhu, Zibin.
Test Architecture Design and Optimization for Three- Dimensional SoCs Li Jiang, Lin Huang and Qiang Xu CUhk Reliable Computing Laboratry Department of.
Yi-Lin, Tu 2013 IEE5011 –Fall 2013 Memory Systems Wide I/O High Bandwidth DRAM Yi-Lin, Tu Department of Electronics Engineering National Chiao Tung University.
L i a b l eh kC o m p u t i n gL a b o r a t o r y Test Economics for Homogeneous Manycore Systems Lin Huang† and Qiang Xu†‡ †CUhk REliable computing laboratory.
A Negotiated Congestion based Router for Simultaneous Escape Routing Q.Ma, T.Yan and Martin D.F. Wong Department of Electrical and Computer Engineering.
TSV-Constrained Micro- Channel Infrastructure Design for Cooling Stacked 3D-ICs Bing Shi and Ankur Srivastava, University of Maryland, College Park, MD,
1 A Min-Cost Flow Based Detailed Router for FPGAs Seokjin Lee *, Yongseok Cheon *, D. F. Wong + * The University of Texas at Austin + University of Illinois.
Optimal Resource Allocation for Protecting System Availability against Random Cyber Attack International Conference Computer Research and Development(ICCRD),
Section 1  Quickly identify faulty components  Design new, efficient testing methodologies to offset the complexity of FPGA testing as compared to.
A Biased Fault Attack on the Time Redundancy Countermeasure for AES Sikhar Patranabis, Abhishek Chakraborty, Phuong Ha Nguyen and Debdeep Mukhopadhyay.
SR: A Cross-Layer Routing in Wireless Ad Hoc Sensor Networks Zhen Jiang Department of Computer Science West Chester University West Chester, PA 19335,
Maze Routing Algorithms with Exact Matching Constraints for Analog and Mixed Signal Designs M. M. Ozdal and R. F. Hentschke Intel Corporation ICCAD 2012.
Routability-driven Floorplanning With Buffer Planning Chiu Wing Sham Evangeline F. Y. Young Department of Computer Science & Engineering The Chinese University.
Network and Systems Laboratory nslab.ee.ntu.edu.tw Yipeng Zhou, Dah Ming Chiu, and John C.S. Lui Information Engineering Department The Chinese University.
L i a b l eh kC o m p u t i n gL a b o r a t o r y Modeling TSV Open Defects in 3D-Stacked DRAM Li Jiang †, Liu Yuxi †, Lian Duan ‡, Yuan Xie ‡, and Qiang.
A Survey of Fault Tolerant Methodologies for FPGA’s Gökhan Kabukcu
Hantao Huang1, Hao Yu1, Cheng Zhuo2 and Fengbo Ren3
1 Architecture of Datapath- oriented Coarse-grain Logic and Routing for FPGAs Andy Ye, Jonathan Rose, David Lewis Department of Electrical and Computer.
Optimizing Interconnection Complexity for Realizing Fixed Permutation in Data and Signal Processing Algorithms Ren Chen, Viktor K. Prasanna Ming Hsieh.
Architecture Synthesis for Cost Constrained Fault Tolerant Biochips
Video Summarization by Spatial-Temporal Graph Optimization
FPGA Defect Tolerance: Impact of Granularity
Fault-Tolerant Architecture Design for Flow-Based Biochips
Department of Computer Science University of York
CSC4005 – Distributed and Parallel Computing
Off-path Leakage Power Aware Routing for SRAM-based FPGAs
ECE 753: FAULT-TOLERANT COMPUTING
Presentation transcript:

l i a b l eh kC o m p u t i n gL a b o r a t o r y On Effective TSV Repair for 3D- Stacked ICs Li Jiang †, Qiang Xu † and Bill Eklow § † CUhk REliable Computing Laboratory Department of Computer Science & Engineering The Chinese University of Hong Kong § Cisco, CA,US

Outline Introduction Motivation TSV Redundancy Architecture Routing Heuristic for Timing Consideration Discussion & Conclusion

3D Product and To appear 3D stacked DRAM Package PCB TSV DRAM I/O Buffer RD/WR CMOS Image Sensor Interposer based 2.5D FPGA Memory on Processor More TSV More Complicated Requires manufacturing yield to be commercially viable

The Impact of 3D Stacking on Yield Stack Yield Loss MisalignmentImpurityOpenShort Leak & Delaminating Void & Break Assembly Yield Loss Leveraged by KGD test and D2W stacking

Clustered TSV Defects Assembly Yield is dramatically affected by TSV clustered faults Source: IMEC Bond pad short Unsuccessful fill

TSV Repair Schemes: Neighboring Repair 1 Spare TSV N TSV Chain 2 Spare TSVs 4 Signal TSVs Source: Kang, SAMSUNGSource: H.H-S.Lee, GATech M Spare TSV rows N x N TSV grid Source: Loi, U. Bologna

Motivation Redundancy Ratio: 1/2 To overcome: Repair faulty TSV from redundancy far apart

Motivation Problem: TSV redundancy architecture and repair algorithms

Router Based TSV Redundancy Repair faulty TSV with nearest good TSV, and continue until a redundant TSV is used M+N Spare TSVs M X N TSV Grid M+N MxN

Switch Design Direction of Rerouting Direction of Rerouting North to south, West to east (2 direction) North to south, West to east (2 direction) Bypassing signal Bypassing signal Allow multi-hop signal rerouting Allow multi-hop signal rerouting More Complex Design for more routability More Complex Design for more routability

Rerouting Scheme Edge Disjoint Paths Problem  Maximum Flow Method Repair Channel Repair Path

Problem Formulation Maximum Flow Method with 1 edge capability Maximum Flow Method with 1 edge capability Find Repair Path in Flow Graph (edge disjoint) Find Repair Path in Flow Graph (edge disjoint) Timing Constraint  Length Constraint Timing Constraint  Length Constraint Decision making in flow graph, affecting following solution Decision making in flow graph, affecting following solution Transfer the problem by finding Repair Channel Transfer the problem by finding Repair Channel Length Bonded Maximum Flow (NP-Hard) Length Bonded Maximum Flow (NP-Hard)

Heuristic Diagonal Direction Grouping Diagonal Direction Grouping Bounded BFS Search (Length Bound & Maximal Hops) Bounded BFS Search (Length Bound & Maximal Hops) Maximal Hops = 2

Experiment Setup Shifting: 2:1 Switching: 4:2 Crossbar: 8:2 router: 4x4:8,8x8:16 Vary TSV Number : 1000 ~ ~ Fault Injection: Poisson Distribution varying failure rate Poisson Distribution varying failure rate Compound Poisson Distribution varying cluster effect Compound Poisson Distribution varying cluster effect Timing Constraint: Assuming equal distances between neighboring TSVs Assuming equal distances between neighboring TSVs Length constraint: 3 – 1 times of the distance Length constraint: 3 – 1 times of the distance Comparison

Experimental Results

Conclusion Cost Effective and scalable Solution to effectively repair clustered TSV faults. From the cost perspective: Limited extra Muxes and wires Limited extra Muxes and wires To achieve the same TSV yield, the required redundant TSVs with the proposed repair scheme is much less than existing solutions To achieve the same TSV yield, the required redundant TSVs with the proposed repair scheme is much less than existing solutions

l i a b l eh kC o m p u t i n gL a b o r a t o r y Thank you for your attention !