Central Processing Unit (CPU). Concetti Operativi di Base MEMORIAMEMORIA Unità di controllo ALU R0R0 R1R1 R n-1 MDRMDR MARMAR PCPC IRIR I1: Load Op1,R1.

Slides:

Advertisements

Similar presentations

Mcp1 La macchina di Von Neumann Istruzioni assembler Microprocessore Z80.

Advertisements

Instruction Clock Cycles Generally, 1 cycle per memory access: – 1 cycle to fetch instruction word – +1 cycle if or #Imm – +2 cycles.

The CPU The Central Presentation Unit What is the CPU?

Computer Science Education

Fetch-Execute cycle. Memory Read operation Read from memory.

The Fetch – Execute Cycle

Cosc 2150: Computer Organization

Stored Program Architecture

Central Processing Unit

IKI10230 Pengantar Organisasi Komputer Bab 10: Micro Architecture

Slide 4-1 Copyright © 2004 Pearson Education, Inc. Operating Systems: A Modern Perspective, Chapter 4 Computer Organization.

Control path Recall that the control path is the physical entity in a processor which: fetches instructions, fetches operands, decodes instructions, schedules.

Arithmetic Logic Unit (ALU)

The Microprocessor and its Architecture

CS1104: Computer Organisation School of Computing National University of Singapore.

Topics covered: CPU Architecture CSE 243: Introduction to Computer Architecture and Hardware/Software Interface.

2.3) Example of program execution 1. instruction  B25 8 Op-code B means to change the value of the program counter if the contents of the indicated register.

1 IKI10230 Pengantar Organisasi Komputer Kuliah no. 11: Control Unit Sumber: 1. Paul Carter, PC Assembly Language 2. Hamacher. Computer Organization, ed-5.

CPU Design. CS252/Culler Lec 1.2 1/22/02 Levels of Representation (61C Review) High Level Language Program Assembly Language Program Machine Language.

1 IKI10230 Pengantar Organisasi Komputer Bab 7: Control Unit 28 Mei 2003 Bobby Nazief Qonita Shahab bahan kuliah:

The CPU. Parts of the CPU Control Unit Arithmetic & Logic Unit Registers.

R1R1 R1R1 R2R2 R2R2 PC MDR MAR Y Y Z Z IR Control/Decode Unite Constant 4 1 Dr. Esam Al_Qaralleh.

Stored Program Concept: The Hardware View

Basic Processing Unit (Chapter 7)

Chapter 7. Basic Processing Unit

Dale & Lewis Chapter 5 Computing components. Let’s design a computer Generic CPU with registers −Program counter (PC) – 5 bits (size of addresses) −Instruction.

Computer Architecture Lecture 12 Fasih ur Rehman.

Lecture 13 - Introduction to the Central Processing Unit (CPU)

CPU Fetch/Execute Cycle

SAP1 (Simple-As-Possible) Computer

Computer Systems 1 Fundamentals of Computing The CPU & Von Neumann.

Computer Science 210 Computer Organization The von Neumann Architecture.

Computer Architecture and the Fetch-Execute Cycle

Multiple-bus organization

EXECUTION OF COMPLETE INSTRUCTION

Lecture #30 Page 1 ECE 4110– Sequential Logic Design Lecture #30 Agenda 1.von Neumann Stored Program Computer Architecture Announcements 1.N/A.

The CPU Central Processing Unit. 2 Reminder - how it fits together processor (CPU) memory I/O devices bus.

Computer Architecture Lecture 09 Fasih ur Rehman.

Model Computer CPU Arithmetic Logic Unit Control Unit Memory Unit

In1210/01-PDS 1 TU-Delft The Processing Unit. in1210/01-PDS 2 TU-Delft Problem f y ALU y Decoder a instruction Reg ?

Fetch-execute cycle.

1/8/ Data Path Design & Control Copyright Joanne DeGroat, ECE, OSU1 Processor Data Paths - ALU and Registers Incorporating the ALU into a.

Computer Systems - Registers. Starter… Discuss in pairs the definition of the following Control Unit Arithmetic and Logic Unit Registers Internal clock.

COMPILERS CLASS 22/7,23/7. Introduction Compiler: A Compiler is a program that can read a program in one language (Source) and translate it into an equivalent.

HOW a Computer Works ? Anatomy of Microprocessor.

Computer Systems Organization

System Unit Working of CPU. The CPU CPU The CPU CPU stands for central processing unit. it is brain of computer It is most important component of the.

Dale & Lewis Chapter 5 Computing components

Chapter 3 Basic Processing Unit.

Computer Architecture Lecture 4 by Engineer A. Lecturer Aymen Hasan AlAwady 17/11/2013 University of Kufa - Informatics Center for Research and Rehabilitation.

Lec 4-2 Five operations of the machine cycle Fetch- fetch the next program instruction from memory. (PC+1); instruction to IR Decode- decode the instruction.

Fundamental of Computer Architecture By Panyayot Chaikan ac.th Ocbober 25, 2004.

Control Unit Design.

OCR GCSE Computer Science Teaching and Learning Resources

SAP1 (Simple-As-Possible) Computer

Single Cycle CPU.

Lecture 13 - Introduction to the Central Processing Unit (CPU)

Computer Organization

System Architecture 1 Chapter 2.

UNIT 4 Control Unit. UNIT 4 Control Unit Single CPU Bus CPU Bus MUX Temp PC R0 R(n-1) Instruction Decoder IR MAR MDR Z Y ALU Carry In Address Lines.

Basic Processing Unit Unit- 7 Engineered for Tomorrow CSE, MVJCE.

COMS 161 Introduction to Computing

Computer Structure S.Abinash 11/29/ _02.

The Little Man Computer

Fundamental Concepts Processor fetches one instruction at a time and perform the operation specified. Instructions are fetched from successive memory locations.

Basic Processing Unit UNIT-5.

GCSE OCR 1 The CPU Computer Science J276 Unit 1

THE FETCH-EXECUTE CYCLE.

Objectives Describe common CPU components and their function: ALU Arithmetic Logic Unit), CU (Control Unit), Cache Explain the function of the CPU as.

Computer Architecture

Presentation transcript:

Central Processing Unit (CPU)

Concetti Operativi di Base MEMORIAMEMORIA Unità di controllo ALU R0R0 R1R1 R n-1 MDRMDR MARMAR PCPC IRIR I1: Load Op1,R1 I2: Load Op2,R0 I3: Add R1,R0 I4: Store R0,Ris MDR = Memory Data Register MAR = Memory Address Register PC = Program Counter IR = Instruction Register ….. CPU

Concetti Operativi di Base MEMORIAMEMORIA Unità di controllo ALU R0R0 R1R1 R n-1 MDRMDR MARMAR PCPC IRIR I1: Load Op1,R1 I2: Load Op2,R0 I3: Add R1,R0 I4: Store R0,Ris MDR = Memory Data Register MAR = Memory Address Register PC = Program Counter IR = Instruction Register ….. CPU

Concetti Operativi di Base MEMORIAMEMORIA Unità di controllo ALU R0R0 R1R1 R n-1 MDRMDR MARMAR PCPC IRIR I1: Load Op1,R1 I2: Load Op2,R0 I3: Add R1,R0 I4: Store R0,Ris MDR = Memory Data Register MAR = Memory Address Register PC = Program Counter IR = Instruction Register ….. CPU

Concetti Operativi di Base MEMORIAMEMORIA Unità di controllo ALU R0R0 R1R1 R n-1 MDRMDR MARMAR PCPC IRIR I1: Load Op1,R1 I2: Load Op2,R0 I3: Add R1,R0 I4: Store R0,Ris MDR = Memory Data Register MAR = Memory Address Register PC = Program Counter IR = Instruction Register ….. CPU

Concetti Operativi di Base MEMORIAMEMORIA Unità di controllo ALU R0R0 R1R1 R n-1 MDRMDR MARMAR PCPC IRIR I1: Load Op1,R1 I2: Load Op2,R0 I3: Add R1,R0 I4: Store R0,Ris MDR = Memory Data Register MAR = Memory Address Register PC = Program Counter IR = Instruction Register ….. CPU

Concetti Operativi di Base MEMORIAMEMORIA Unità di controllo ALU R0R0 R1R1 R n-1 MDRMDR MARMAR PCPC IRIR I1: Load Op1,R1 I2: Load Op2,R0 I3: Add R1,R0 I4: Store R0,Ris MDR = Memory Data Register MAR = Memory Address Register PC = Program Counter IR = Instruction Register ….. CPU

Concetti Operativi di Base MEMORIAMEMORIA Unità di controllo ALU R0R0 R1R1 R n-1 MDRMDR MARMAR PCPC IRIR I1: Load Op1,R1 I2: Load Op2,R0 I3: Add R1,R0 I4: Store R0,Ris MDR = Memory Data Register MAR = Memory Address Register PC = Program Counter IR = Instruction Register ….. CPU

Concetti Operativi di Base MEMORIAMEMORIA Unità di controllo ALU R0R0 R1R1 R n-1 MDRMDR MARMAR PCPC IRIR I1: Load Op1,R1 I2: Load Op2,R0 I3: Add R1,R0 I4: Store R0,Ris MDR = Memory Data Register MAR = Memory Address Register PC = Program Counter IR = Instruction Register ….. CPU

Concetti Operativi di Base MEMORIAMEMORIA Unità di controllo ALU R0R0 R1R1 R n-1 MDRMDR MARMAR PCPC IRIR I1: Load Op1,R1 I2: Load Op2,R0 I3: Add R1,R0 I4: Store R0,Ris MDR = Memory Data Register MAR = Memory Address Register PC = Program Counter IR = Instruction Register ….. CPU

Concetti Operativi di Base MEMORIAMEMORIA Unità di controllo ALU R0R0 R n-1 MDRMDR MARMAR PCPC IRIR I1: Load Op1,R1 I2: Load Op2,R0 I3: Add R1,R0 I4: Store R0,Ris MDR = Memory Data Register MAR = Memory Address Register PC = Program Counter IR = Instruction Register ….. CPU R1R1

Concetti Operativi di Base MEMORIAMEMORIA Unità di controllo ALU R0R0 R1R1 R n-1 MDRMDR MARMAR PCPC IRIR I1: Load Op1,R1 I2: Load Op2,R0 I3: Add R1,R0 I4: Store R0,Ris MDR = Memory Data Register MAR = Memory Address Register PC = Program Counter IR = Instruction Register ….. CPU

Operazioni effettuate dalla CPU 1.Prelevare il contenuto della Memoria e spostarlo in un registro 2.Memorizzare il contenuto di un registro in memoria 3.Copiare il contenuto di un registro in un altro registro 4.Eseguire una operazione logico-aritmetica e memorizzare il risultato in un registro

CPU PC MAR MDR Y Z Unità di Controllo IR R0 Rn TEMP ….. Segnali di controllo.... ALU Add Sub Xor Linee Contr. ALU Carry-in BUS CPU

CPU R0 Y Z ALU Carry-in BUS CPU … 0123c1c2 01n … … … Rin Rout

CPU R0 Y Z ALU Carry-in BUS CPU … 0123c1c2 01n … … … Rin Rout 0 S R Rin Rout Q Q

Esecuzione di una operazione ADD (R3), R1 1.Pc out, Mar in, Read, Clear Y, Set Carry-in ALU,Add, Z in 2.Z out, Pc in, WMFC 3.Mdr out, Ir in 4.R3 out, Mar in, Read 5.R1 out, Y in, WMFC 6.Mdr out, Add, Z in 7.Z out, R1 in, End

Controllo Cablato Codificatore Decodificatore Istruzioni IRIR Decodificatore Passi Contatore passi di controllo Flag Stato Codici condizione Clock CLK Reset RunEnd Segnali di controllo T1T1 ….. TnTn Add Sub Xor

Generazione segnale Z in Z in = T 1 + T 6 ADD + T 5 BR + ….. T6T6 T5T5 T1T1 ADD BR Z in

Operazioni in Memoria Read Write J K Q Q J K Q Q ClockWMFC MFC MR MW Contatore Passi RUN

Da controllo cablato a Microprogrammato ADD R1,(R3) 1.Pc out, Mar in, Read, 2.Y in, Set Carry-in ALU,Add, Z in 3.Z out, Pc in, WMFC 4.Mdr out, Ir in 5.R3 out, Mar in, Read 6.R1 out, Y in, WMFC 7.Mdr out, Add, Z in 8.Z out, R1 in, End

Controllo Microprogrammato Generatore indirizzi Di partenza e Salto Flag Stato Codici condizione IR PC Memoria di controllo Segnali di controllo Clock