Presentation is loading. Please wait.

Presentation is loading. Please wait.

R1R1 R1R1 R2R2 R2R2 PC MDR MAR Y Y Z Z IR Control/Decode Unite Constant 4 1 Dr. Esam Al_Qaralleh.

Published by Modified over 9 years ago

Similar presentations

Presentation on theme: "R1R1 R1R1 R2R2 R2R2 PC MDR MAR Y Y Z Z IR Control/Decode Unite Constant 4 1 Dr. Esam Al_Qaralleh."— Presentation transcript:

1 R1R1 R1R1 R2R2 R2R2 PC MDR MAR Y Y Z Z IR Control/Decode Unite Constant 4 1 Dr. Esam Al_Qaralleh

2 R1R1 R1R1 R1R1 R1R1 PC MDR MAR Y Y IR Control/Decode Unite Pc out, MAR in, Read, Select4, Add, Z in Z Z Constant 4 R2R2 R2R2 2 Dr. Esam Al_Qaralleh

3 R1R1 R1R1 R1R1 R1R1 PC MDR MAR Y Y IR Control/Decode Unite Pc out, MAR in, Read, Select4, Add, Z in Z Z Constant 4 MAR R2R2 R2R2 3 Dr. Esam Al_Qaralleh

4 R1R1 R1R1 R1R1 R1R1 PC MDR MAR Y Y IR Control/Decode Unite Pc out, MAR in, Read, Select4, Add, Z in Z Z Constant 4 MAR Read R2R2 R2R2 4 Dr. Esam Al_Qaralleh

5 R1R1 R1R1 R1R1 R1R1 PC MDR MAR Y Y IR Control/Decode Unite Pc out, MAR in, Read, Select4, Add, Z in Z Z Constant 4 MAR Read Select4 R2R2 R2R2 5 Dr. Esam Al_Qaralleh

6 R1R1 R1R1 R1R1 R1R1 PC MDR MAR Y Y IR Control/Decode Unite Pc out, MAR in, Read, Select4, Add, Z in Z Z Constant 4 MAR Read Select4 ADD PC+4 R2R2 R2R2 6 Dr. Esam Al_Qaralleh

7 R1R1 R1R1 R1R1 R1R1 PC MDR MAR Y Y IR Control/Decode Unite Pc out, MAR in, Read, Select4, Add, Z in Z Z Constant 4 MAR Read Select4 ADD PC+4 Z Z R2R2 R2R2 7 Dr. Esam Al_Qaralleh

8 R1R1 R1R1 R1R1 R1R1 PC MDR MAR Y Y Z Z IR Control/Decode Unite Constant 4 Z out, Pc in, Y in, WMFC R2R2 R2R2 R2R2 R2R2 8 Dr. Esam Al_Qaralleh

9 R1R1 R1R1 R1R1 R1R1 PC MDR MAR Y Y Z Z IR Control/Decode Unite Constant 4 Z out, Pc in, Y in, WMFC PC R2R2 R2R2 9 Dr. Esam Al_Qaralleh

10 R1R1 R1R1 R1R1 R1R1 PC MDR MAR Y Y Z Z IR Control/Decode Unite Constant 4 Z out, Pc in, Y in, WMFC PC Y Y R2R2 R2R2 10 Dr. Esam Al_Qaralleh

11 R1R1 R1R1 R1R1 R1R1 PC MDR MAR Y Y Z Z IR Control/Decode Unite Constant 4 Z out, Pc in, Y in, WMFC PC Y Y WMFC Waiting for the Data to come from the memory. When the data or Instruction is available, it will be Latched into MDR R2R2 R2R2 11 Dr. Esam Al_Qaralleh

12 R1R1 R1R1 R1R1 R1R1 PC MDR MAR Y Y Z Z IR Control/Decode Unite Constant 4 MDR out, IR in PC Y Y R2R2 R2R2 12 Dr. Esam Al_Qaralleh

13 R1R1 R1R1 R2R2 R2R2 PC MDR MAR Y Y Z Z IR Control/Decode Unite Constant 4 MDR out, IR in PC Y Y IR ADD R1, R2 13 Dr. Esam Al_Qaralleh

14 R1R1 R1R1 R2R2 R2R2 PC MDR MAR Y Y Z Z IR Control/Decode Unite Constant 4 R1 out, Y in, SELECTY PC Y Y IR ADD R1, R2 14 Dr. Esam Al_Qaralleh

15 R1R1 R1R1 R2R2 R2R2 PC MDR MAR Y Y Z Z IR Control/Decode Unite Constant 4 R1 out, Y in, SELECTY PC Y Y IR ADD R1, R2 Y Y 15 Dr. Esam Al_Qaralleh

16 R1R1 R1R1 R2R2 R2R2 PC MDR MAR Y Y Z Z IR Control/Decode Unite Constant 4 R1 out, Y in, SELECTY PC Y Y IR ADD R1, R2 Y Y SelectY 16 Dr. Esam Al_Qaralleh

17 R1R1 R1R1 R2R2 R2R2 PC MDR MAR Y Y Z Z IR Control/Decode Unite Constant 4 R2 out, ADD, Z in PC Y Y IR ADD R1, R2 Y Y SelectY 17 Dr. Esam Al_Qaralleh

18 R1R1 R1R1 R2R2 R2R2 PC MDR MAR Y Y Z Z IR Control/Decode Unite Constant 4 R2 out, ADD, Z in PC Y Y IR ADD R1, R2 Y Y SelectY ADD 18 Dr. Esam Al_Qaralleh

19 R1R1 R1R1 R2R2 R2R2 PC MDR MAR Y Y Z Z IR Control/Decode Unite Constant 4 R2 out, ADD, Z in PC Y Y IR ADD R1, R2 Y Y SelectY ADD Z Z 19 Dr. Esam Al_Qaralleh

20 R1R1 R1R1 R2R2 R2R2 PC MDR MAR Y Y Z Z IR Control/Decode Unite Constant 4 Zout, R1 in, END PC Y Y IR ADD R1, R2 Y Y SelectY ADD Z Z 20 Dr. Esam Al_Qaralleh

21 R1R1 R1R1 R2R2 R2R2 PC MDR MAR Y Y Z Z IR Control/Decode Unite Constant 4 Zout, R1 in, END PC Y Y IR ADD R1, R2 Y Y SelectY ADD Z Z R1R1 R1R1 21 Dr. Esam Al_Qaralleh

22 R1R1 R1R1 R2R2 R2R2 PC MDR MAR Y Y Z Z IR Control/Decode Unite Constant 4 Zout, R1 in, END PC Y Y IR ADD R1, R2 Y Y SelectY ADD Z Z R1R1 R1R1 22 Dr. Esam Al_Qaralleh

Download ppt "R1R1 R1R1 R2R2 R2R2 PC MDR MAR Y Y Z Z IR Control/Decode Unite Constant 4 1 Dr. Esam Al_Qaralleh."

Similar presentations

Instruction Clock Cycles Generally, 1 cycle per memory access: – 1 cycle to fetch instruction word – +1 cycle if or #Imm – +2 cycles.

Instruction Clock Cycles Generally, 1 cycle per memory access: – 1 cycle to fetch instruction word – +1 cycle if or #Imm – +2 cycles.
Fetch-Execute cycle. Memory Read operation Read from memory.

Fetch-Execute cycle. Memory Read operation Read from memory.
The Fetch – Execute Cycle

The Fetch – Execute Cycle
Central Processing Unit

Central Processing Unit
Slide 4-1 Copyright © 2004 Pearson Education, Inc. Operating Systems: A Modern Perspective, Chapter 4 Computer Organization.

Slide 4-1 Copyright © 2004 Pearson Education, Inc. Operating Systems: A Modern Perspective, Chapter 4 Computer Organization.
Arithmetic Logic Unit (ALU)

Arithmetic Logic Unit (ALU)
CS1104: Computer Organisation School of Computing National University of Singapore.

CS1104: Computer Organisation School of Computing National University of Singapore.
Topics covered: CPU Architecture CSE 243: Introduction to Computer Architecture and Hardware/Software Interface.

Topics covered: CPU Architecture CSE 243: Introduction to Computer Architecture and Hardware/Software Interface.
1 HW #6 Write an assembly program to calculate the sum of the ten scores stored in memory as shown on the right. You can use any instruction used in the.

1 HW #6 Write an assembly program to calculate the sum of the ten scores stored in memory as shown on the right. You can use any instruction used in the.
CPU Design. CS252/Culler Lec 1.2 1/22/02 Levels of Representation (61C Review) High Level Language Program Assembly Language Program Machine Language.

CPU Design. CS252/Culler Lec 1.2 1/22/02 Levels of Representation (61C Review) High Level Language Program Assembly Language Program Machine Language.
The CPU. Parts of the CPU Control Unit Arithmetic & Logic Unit Registers.

The CPU. Parts of the CPU Control Unit Arithmetic & Logic Unit Registers.
Execution of an instruction

Execution of an instruction
Topics covered: CPU Architecture CSE 243: Introduction to Computer Architecture and Hardware/Software Interface.

Topics covered: CPU Architecture CSE 243: Introduction to Computer Architecture and Hardware/Software Interface.
Chapters 5 - The LC-3 LC-3 Computer Architecture Memory Map

Chapters 5 - The LC-3 LC-3 Computer Architecture Memory Map
Chapter 7. Basic Processing Unit

Chapter 7. Basic Processing Unit
Dale & Lewis Chapter 5 Computing components. Let’s design a computer Generic CPU with registers −Program counter (PC) – 5 bits (size of addresses) −Instruction.

Dale & Lewis Chapter 5 Computing components. Let’s design a computer Generic CPU with registers −Program counter (PC) – 5 bits (size of addresses) −Instruction.
Lecture 13 - Introduction to the Central Processing Unit (CPU)

Lecture 13 - Introduction to the Central Processing Unit (CPU)
CPU Fetch/Execute Cycle

CPU Fetch/Execute Cycle
Computer Science 210 Computer Organization The Instruction Execution Cycle.

Computer Science 210 Computer Organization The Instruction Execution Cycle.
The von Neumann Model – Chapter 4 COMP 2620 Dr. James Money COMP 2620 1.

The von Neumann Model – Chapter 4 COMP 2620 Dr. James Money COMP

Similar presentations

Ads by Google