UCT Software-Defined Radio Research Group

Slides:



Advertisements
Similar presentations
Flexible I/O in a Rigid World
Advertisements

1 of 24 The new way for FPGA & ASIC development © GE-Research.
StreamBlade SOE TM Initial StreamBlade TM Stream Offload Engine (SOE) Single Board Computer SOE-4-PCI Rev 1.2.
Sundance Multiprocessor Technology SMT702 + SMT712.
1 iTOP Electronics Effort LYNN WOOD PACIFIC NORTHWEST NATIONAL LABORATORY JULY 17, 2013.
Digital RF Stabilization System Based on MicroTCA Technology - Libera LLRF Robert Černe May 2010, RT10, Lisboa
Ultrafast 16-channel ADC for NICA-MPD Forward Detectors A.V. Shchipunov Join Institute for Nuclear Research Dubna, Russia
Digital FX Correlator Nimish Sane Center for Solar-Terrestrial Research New Jersey Institute of Technology, Newark, NJ EOVSA Technical Design Meeting.
Offering the freedom to design solutions Sundance PXIe Solution.
TigerSHARC and Blackfin Different Applications. Introduction Quick overview of TigerSHARC Quick overview of Blackfin low power processor Case Study: Blackfin.
June 2007 RAMP Tutorial BEE3 Update Chuck Thacker John Davis Microsoft Research 10 June, 2007.
IO Controller Module Arbitrates IO from the CCP Physically separable from CCP –Can be used as independent data logger or used in future projects. Implemented.
Configurable System-on-Chip: Xilinx EDK
29 April 2005 Part B Final Presentation Peripheral Devices For ML310 Board Project name : Spring Semester 2005 Final Presentation Presenting : Erez Cohen.
Technion Digital Lab Project Xilinx ML310 board based on VirtexII-PRO programmable device Students: Tsimerman Igor Firdman Leonid Firdman Leonid.
Students:Gilad Goldman Lior Kamran Supervisor:Mony Orbach Part A Presentation Network Sniffer.
XUP Virtex-5 Development System January XUP Virtex52 Introducing XUPV5-LX110T A powerful and versatile platform packaged and priced for Academia!
1 Design of the Front End Readout Board for TORCH Detector 10, June 2010.
Lecture 7 Lecture 7: Hardware/Software Systems on the XUP Board ECE 412: Microcomputer Laboratory.
Development of an ATCA IPMI Controller Mezzanine Board to be used in the ATCA developments for the ATLAS Liquid Argon upgrade Nicolas Dumont Dayot, LAPP.
CERN CMS Project Host / SD Card Configuration Data Access Dave Ojika Alex Madorsky Dr. Darin Acosta Dr. Ivan Furic.
System Architecture A Reconfigurable and Programmable Gigabit Network Interface Card Jeff Shafer, Hyong-Youb Kim, Paul Willmann, Dr. Scott Rixner Rice.
TM Freescale Semiconductor Confidential and Proprietary Information. Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc.
Spring semester (4/2009) High Speed Signal Processing Board Design By: Nir Malka, Lior Rom Instructor: Mike Sumszyk הטכניון - מכון טכנולוגי לישראל הפקולטה.
Students: Oleg Korenev Eugene Reznik Supervisor: Rolf Hilgendorf
Advantages of Reconfigurable System Architectures
Beagleboard and Friends Nathan Gough. Hardware – OMAP3  Based around Texas Instruments OMAP3530 “Applications Processor”  OMAP3 Platform:  Arm Cortex-A8.
Chongo Service Training Hardware Overview Prepared by Merlin Miller, Dave Jordahl, John Ciardi, March 2005.
Image Processing for Remote Sensing Matthew E. Nelson Joseph Coleman.
Basic Computer Structure and Knowledge Project Work.
RSC Williams MAPLD 2005/BOF-S1 A Linux-based Software Environment for the Reconfigurable Scalable Computing Project John A. Williams 1
9th October 2008AIDA FEE progress report P.J.Coleman-Smith 1 AIDA Frontend Electronics progress report. Mezzanine to FEE64 connection. Mezzanine Layout.
© Copyright Xilinx 2004 All Rights Reserved 9 November, 2004 XUP Virtex-II Pro Development System.
Prof. JunDong Cho VADA Lab. Project.
A Company Selling Technology and not just a Product.
“ Analyzer for 40Gbit Ethernet “ (Bi-semestrial project) Executers: פריד מחאג ' נה Farid Mahajna Husam Kadan חוסאם קעדאן Instructor:
AIDA annual meeting,Vienna, 26th March 2014Václav Vrba, Institute of Physics, Prague 1  design of sensors for production submission  design of the readout.
Lecture 14 Reconfigurable Computing Basics Lecturer: Simon Winberg.
Prototype of the Global Trigger Processor GlueX Collaboration 22 May 2012 Scott Kaneta Fast Electronics Group.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
RiceNIC: A Reconfigurable and Programmable Gigabit Network Interface Card Jeff Shafer, Dr. Scott Rixner Rice Computer Architecture:
FEE Electronics progress Mezzanine manufacture progress FEE64 testing and VHDL progress Test mezzanine. Trial mechanical assembly 10th November 2009.
Research on Reconfigurable Computing Using Impulse C Carmen Li Shen Mentor: Dr. Russell Duren February 1, 2008.
Understanding Data Acquisition System for N- XYTER.
2. Requirements Existing Z-Dok interface 10G Ethernet – SFP+ Free chips? Fast Memory  More QDRII+ Large Memory for transient buffer  DDR? External Processor.
A Reconfigurable Accelerator Card for High Performance Computing Michael Aitken Supervisor: Prof M. Inggs Co-Supervisor: Dr A. Langman.
Atacama Large Millimeter/submillimeter Array Expanded Very Large Array Robert C. Byrd Green Bank Telescope Very Long Baseline Array CASPER Workshop 2009.
Mr. Daniel Perkins Battelle Memorial Institute Mr. Rob Riley Air Force Research Laboratory Gateware Munitions Interface Processor (GMIP)
Slide ‹Nr.› l © 2015 CommAgility & N.A.T. GmbH l All trademarks and logos are property of their respective holders CommAgility and N.A.T. CERN/HPC workshop.
XTCA projects (HW and SW) related to ATLAS LAr xTCA interest group - CERN 07/03/2011 Nicolas Letendre – Laurent Fournier - LAPP.
Latest ideas in DAQ development for LHC B. Gorini - CERN 1.
® /1 The E is the Edge. ® /2 Density Leadership Virtex XCV1000 Density (system gates) 10M Gates In 2002 Virtex-E.
2006/JAN/20JapanTechnicalJamboree61 Improvement of bootup time using Power Management - Project Update - Hiroki Kaminaga Sony Corporation
Offering the freedom to design solutions Sundance OEM Solution.
Somervill RSC 1 125/MAPLD'05 Reconfigurable Processing Module (RPM) Kevin Somervill 1 Dr. Robert Hodson 1
1 SysCore for N-XYTER Status Report Talk by Dirk Gottschalk Kirchhoff Institut für Physik Universität Heidelberg.
Dept. Electrical Engineering University of Cape Town Presented by: Dr. Simon Winberg High Performance Signal and Data Processing Workshop 2014.
Vladimir Zhulanov for BelleII ECL group Budker INP, Novosibirsk INSTR2014, Novosibirsk 2014/02/28 1.
PRM for AM06 Daniel Magalotti Collaboration between: KIT, INFN Pisa and INFN Perugia.
Firmware and Software for the PPM DU S. Anvar, H. Le Provost, Y.Moudden, F. Louis, E.Zonca – CEA Saclay IRFU – Amsterdam/NIKHEF, 2011 March 30.
WiViCom CPU Renesas SH7751R PCIC UARTUART SDRAM 64Mbytes Flash ROM 16Mbytes MPEG LSI VWEB VW2010 WLAN KSC 11b Solution JTAG JTAG conn. TPTP H8/3664 SW.
Flexible I/O in a Rigid World
Test Boards Design for LTDB
AMC13 T1 Rev 2 Preliminary Design Review E. Hazen Boston University
USB The topics covered, in order, are USB background
CoBo - Different Boundaries & Different Options of
ECE 3551 Microcomputer Systems 1
Implementation of a GNSS Space Receiver on a Zynq
Introduction to Single Board Computer
Matthew Bridges Supervised by Dr. Simon Winberg Friday 31 January 2014
Presentation transcript:

UCT Software-Defined Radio Research Group

UCT Software-Defined Radio Research Group UCT SDRRG Team UCT Faculty: Alan Langman Mike Inggs Simon Winberg PhD Students: Brandon Hamilton MSc Students: Bruce Raw Gordon Inggs Simon Scott Joseph Wamicha UCT Software-Defined Radio Research Group

Current CASPER Hardware BEE2 ROACH ROACH 2 *Disclaimer: Alan made me include this slide

Current Software =

Need for low-cost solution Great boards and (relatively) easy-to-use toolchain But expensive, so not accessible to smaller research groups Lack of HPC skills in South Africa Low-cost h/w and s/w solution needed Enlarge CASPER community

Requirements Low cost hardware Open-source software Simple design rather than low performance Open-source software Easy to learn and use Compatible with existing h/w and s/w Target software-defined radio apps

Proposed Solution Similar to existing CASPER hardware (FPGA + processor) Xilinx Spartan-6 FPGA Sufficient performance for most apps, but lower cost TI ARM Cortex-A8 processor Large support community FPGA Mezzanine Card (FMC) connector Python-based toolchain

Throw them all in a pot…

Mix them up…

And you get a Rhino!

Rhino Architecture 2x 256MB DDR3 SDRAM USB, SD Card, 100Mbps Ethernet, audio and video 2x 128MB DDR2 SDRAM 256MB NAND Flash 2x FMC Connectors 2x CX4 (10Gbps ethernet)

Xilinx Spartan-6 Xilinx XC6SLX150T 676-pin package 150 000 logic cells 2x 256MB DDR3 SDRAM USB, SD Card, 100Mbps Ethernet, audio and video Xilinx XC6SLX150T 676-pin package 150 000 logic cells 180 DSP48A1 slices (up to 300MHz) 8 GTP transceivers 4 integrated DDR3 Memory Controller Blocks 2x 128MB DDR2 SDRAM 256MB NAND Flash 2x FMC Connectors 2x CX4 (10Gbps ethernet)

DDR2 SDRAM Micron DDR3-1066 512MB capacity 25.6Gbps total bandwidth 2x 256MB DDR3 SDRAM USB, SD Card, 100Mbps Ethernet, audio and video 2x 128MB DDR2 SDRAM 256MB NAND Flash 2x FMC Connectors 2x CX4 (10Gbps ethernet)

FMC ADC/DAC Connectors 2x 256MB DDR3 SDRAM USB, SD Card, 100Mbps Ethernet, audio and video 2x 128MB DDR2 SDRAM FMC connectors for ADC and DAC cards Support 2 cards 256MB NAND Flash 2x FMC Connectors 2x CX4 (10Gbps ethernet)

CX4 10Gbps Ethernet 2 CX4 10Gbps ethernet connectors 2x 256MB DDR3 SDRAM USB, SD Card, 100Mbps Ethernet, audio and video 2x 128MB DDR2 SDRAM 2 CX4 10Gbps ethernet connectors Supports copper-to-fibre adaptors 256MB NAND Flash 2x FMC Connectors 2x CX4 (10Gbps ethernet)

TI AM3517 ARM Cortex-A8 Texas Instruments AM3517ZCN 491-pin package 2x 256MB DDR3 SDRAM USB, SD Card, 100Mbps Ethernet, audio and video Texas Instruments AM3517ZCN 491-pin package 600 MHz ARM Cortex-A8 core Many integrated peripherals (e.g. USB, Ethernet, HD video port) OS and drivers available 2x 128MB DDR2 SDRAM 256MB NAND Flash 2x FMC Connectors 2x CX4 (10Gbps ethernet)

DDR2 SDRAM Winbond DDR2-800 256MB capacity 10.6 Gbps 2x 256MB DDR3 SDRAM USB, SD Card, 100Mbps Ethernet, audio and video Winbond DDR2-800 256MB capacity 10.6 Gbps 2x 128MB DDR2 SDRAM 256MB NAND Flash 2x FMC Connectors 2x CX4 (10Gbps ethernet)

NAND Flash Memory 256MB NAND flash memory Mainly for OS 2x 256MB DDR3 SDRAM USB, SD Card, 100Mbps Ethernet, audio and video 2x 128MB DDR2 SDRAM 256MB NAND flash memory Mainly for OS Can store bitstreams too 256MB NAND Flash 2x FMC Connectors 2x CX4 (10Gbps ethernet)

USB and SD Card ARM can boot off USB drive or SD card 2 USB host ports 2x 256MB DDR3 SDRAM USB, SD Card, 100Mbps Ethernet, audio and video ARM can boot off USB drive or SD card 2 USB host ports JTAG over USB 2x 128MB DDR2 SDRAM 256MB NAND Flash 2x FMC Connectors 2x CX4 (10Gbps ethernet)

100Mbps Ethernet 100Mbps ethernet for control 2x 256MB DDR3 SDRAM USB, SD Card, 100Mbps Ethernet, audio and video 2x 128MB DDR2 SDRAM 100Mbps ethernet for control Supports IEEE1588 PrecisionTime Protocol Sync boards within 10ns 256MB NAND Flash 2x FMC Connectors 2x CX4 (10Gbps ethernet)

FPGA-Processor Bus 16-bit data bus 1.3Gbps 2x 256MB DDR3 SDRAM USB, SD Card, 100Mbps Ethernet, audio and video 2x 128MB DDR2 SDRAM 16-bit data bus 1.3Gbps 256MB NAND Flash 2x FMC Connectors 2x CX4 (10Gbps ethernet)

FPGA Mezzanine Card (FMC) ANSI/VITA 57.1 standard Low-pin count: 160 pin 34 differential data pairs, 2 high-speed serial pairs 2 (+4) clocks, I2C, JTAG High-pin count: 400 pin 80 differential data pairs, 20 high-speed serial pairs 4 (+9) clocks, I2C, JTAG

Why we chose FMC Well-specified standard electrical interfaces, mechanical and thermal requirements Dedicated I2C lines for control Lots of commercial off-the-shelf ADC/DAC cards FMC-to-ZDOK+ adaptor for CASPER cards

4DSP FMC103 4 channel ADC 210MSPS 12-bit

Curtis Wright ADC512 Dual channel ADC 3 GSPS 8 bit

CERN FmcAdc100M14b4chb 4 channel ADC 105 MSPS 14 bit Open-hardware

Optimise cost+performance Spartan-6 rather than Virtex-6 512MB DDR3, rather than QDR 2x 10Gbps links Total cost under $1500 Training/research platform

The PCB Spartan-6 and DDR3 SDRAM FMC Connectors ARM and DDR2 SDRAM Back-panel Connectors Power Supplies

The Rhino Hide *Also build desktop enclosure FMC to ZDOK+ adaptor FMC ADC/DAC Card katADC *Also build desktop enclosure

The Toolchain Design system in Python (MyHDL) Python script MyHDL compiler Python script Synchronous dataflow model Verilog/VHDL GNURadio block Mathematical validation IP cores, VHDL blocks Xilinx synthesis tools Bitstream (bof file)

The Runtime Environment Spartan-6 FPGA BOF file Data over high-speed network GNURadio block GNURadio frontend AM3517 ARM processor Control commands over 100mbps ethernet Rhino

Other Applications Bioinformatics Financial predictions

The Rhino Vision squish! squish!

Thank you http://rrsg2.ee.uct.ac.za/rhino