R. Kluit Electronics Department Nikhef, Amsterdam. Integrated Circuit Design.

Slides:

Advertisements

Similar presentations

1 PIDS 7/1/01 18 July 2001 Work In Progress – Not for Publication P. Zeitzoff Contributors: J. Hutchby, P. Fang, G. Bourianoff, J. Chung, Y. Hokari, J.

Advertisements

Embedded Systems Design: A Unified Hardware/Software Introduction 1 Chapter 10: IC Technology.

Project Review Meeting Crolles, June 22, T2.3 Task Task T2.3: Electrical characterization of PV, software (TCAD) / hardware comparison & calibration.

Eri Prasetyo Wibowo Universitas Gunadarma

LECC COLMAR - Alessandro Gabrielli1 Realization and Test of a 0.25  m Rad-Hard Chip for ALICE ITS Data Acquisition Chain Davide Falchieri - Alessandro.

1 A Lithography-friendly Structured ASIC Design Approach By: Salman Goplani* Rajesh Garg # Sunil P Khatri # Mosong Cheng # * National Instruments, Austin,

MICROELETTRONICA Design methodologies Lection 8. Design methodologies (general) Three domains –Behavior –Structural –physic Three levels inside –Architectural.

GOSSIPO-2 chip: a prototype of read-out pixel array featuring high resolution TDC-per-pixel architecture. Vladimir Gromov, Ruud Kluit, Harry van der Graaf.

Timepix2 power pulsing and future developments X. Llopart 17 th March 2011.

Design Tools, Flows and Library Aspects during the FE-I4 Implementation on Silicon Vladimir Zivkovic National Institute for Subatomic Physics Amsterdam,

Lecture # 1 ENG6090 – VLSI Design.

ASIC Design Introduction - 1 The history of Integrated Circuit (IC) The base for such a significant progress –Well understanding of semiconductor physics.

A multi-chip board for X-ray imaging in build-up technology Alessandro Fornaini, NIKHEF, Amsterdam 4 th International Workshop on Radiation Imaging Detectors.

1. 2 Electronics Beyond Nano-scale CMOS Shekhar Borkar Intel Corp. July 27, 2006.

A Serializer ASIC for High Speed Data Transmission in Cryogenic and HiRel Environment Tiankuan Liu On behalf of the ATLAS Liquid Argon Calorimeter Group.

Pierpaolo Valerio.  CLICpix is a hybrid pixel detector to be used as the CLIC vertex detector  Main features: ◦ small pixel pitch (25 μm), ◦ Simultaneous.

1 Monolithic Pixel Sensor in SOI Technology - First Test Results H. Niemiec, M. Koziel, T. Klatka, W. Kucewicz, S. Kuta, W. Machowski, M. Sapor University.

Linear Dimensions Semiconductor Analog & Mixed Signal Integrated Circuit Design & Manufacturing.

LCFI Collaboration Status Report LCUK Meeting Oxford, 29/1/2004 Joel Goldstein for the LCFI Collaboration Bristol, Lancaster, Liverpool, Oxford, QMUL,

Modern VLSI Design 3e: Chapter 2 Copyright  1998, 2002 Prentice Hall PTR Topics n Design rules and fabrication. n SCMOS scalable design rules. n Stick.

CSE 494: Electronic Design Automation Lecture 2 VLSI Design, Physical Design Automation, Design Styles.

3 rd June 2013, TALENT Summer School, CERN Basics of IC design Miroslav Havránek.

COE 405 Design and Modeling of Digital Systems

Process Monitor/TID Characterization Valencia M. Joyner.

Text Book: Silicon VLSI Technology Fundamentals, Practice and Modeling Authors: J. D. Plummer, M. D. Deal, and P. B. Griffin Class: ECE 6466 “IC Engineering”

A.Marchioro - CERN/PH1 Accessing 130 nm CMOS Tech for ILC (Public Version) Oct 2006, Munich A. Marchioro CERN, Div. PH 1211 Geneva 23, Switzerland.

Phase 2 Tracker R&D Background: Initial work was in the context of the long barrel on local tracklet- based designs. designs of support structures and.

George Mason University ECE 448 – FPGA and ASIC Design with VHDL ASICs vs. FPGAs ECE 448 Lecture 15.

NUMERICAL TECHNOLOGIES, INC. Assessing Technology tradeoffs for 65nm logic circuits D Pramanik, M Cote, K Beaudette Numerical Technologies Inc Valery Axelrad.

1 Development of the input circuit for GOSSIP vertex detector in 0.13 μm CMOS technology. Vladimir Gromov, Ruud Kluit, Harry van der Graaf. NIKHEF, Amsterdam,

Foundry Characteristics

Bandgap Current Reference source: FEI4_A_CREF FEI4 collaboration. November 29, Vladimir Gromov NIKHEF, Amsterdam, the Netherlands.

Pico-Sec Simulation Workshop University of Chicago 12/12/06 Simulating Front-end Electronics and Integration with End-to-end Simulation Fukun Tang Enrico.

DEVICES AND DESIGN : ASIC. DEFINITION Any IC other than a general purpose IC which contains the functionality of thousands of gates is usually called.

AMS HVCMOS status Raimon Casanova Mohr 14/05/2015.

Technology Overview or Challenges of Future High Energy Particle Detection Tomasz Hemperek

Update on the Design Implementation Methodology for the 130nm process Microelecronics User Group meeting TWEPP 2010 – Aachen Sandro Bonacini CERN PH/ESE.

An Introduction to VLSI (Very Large Scale Integrated) Circuit Design

Development of Pixel Phase 2 chip. Goals New Pixel Chip needed to go beyond the Phase 1 baseline chip – Should be the solution for Phase 2 pixel – Should.

Trends in IC technology and design J. Christiansen CERN - EP/MIC

EE201C : Stochastic Modeling of FinFET LER and Circuits Optimization based on Stochastic Modeling Shaodi Wang

A high speed serializer ASIC for ATLAS Liquid Argon calorimeter upgrade Tiankuan Liu On behalf of the ATLAS Liquid Argon Calorimeter Group Department of.

Motivation for 65nm CMOS technology

Pixel detector development: sensor

ASIC Building Blocks for Tracker Upgrade A. Marchioro / CERN-PH-ESE October, 2009.

1 R/2R DAC w/ SPI interface for the IBM 130nm Process Larry Ruckman Physics April2010.

Norbert Wermes, University of Bonn WP3: Development of radiation-hard high-density electronics and interconnection with sensors Talent.

MUX-2010 DISCUSSION : W HAT DO WE NEED NEXT IN HEP.

Jorgen Christiansen, CERN PH-ESE 1.  EPIX ITN proposal did not get requested EU funding ◦ CERN based proposals did very bad this time. ◦ I better not.

R. Kluit Nikhef Amsterdam R. Kluit Nikhef Amsterdam Gossopo3 3 rd Prototype of a front-end chip for 3D MPGD 1/27/20091GOSSIPPO3 prototype.

Microelectronics for HEP A. Marchioro / CERN-PH-ESE.

Ideas for a new INFN experiment on instrumentation for photon science and hadrontherapy applications – BG/PV group L. Ratti Università degli Studi di Pavia.

RD53 1.  Full/large demonstrator chip submission ◦ When: 2016 A.Early 2016: If chip must have been fully demonstrated in test beams for TDRs to be made.

R. Kluit Electronics Department Nikhef, Amsterdam. Integrated Circuit Design.

LPNHE - Serial links for Control in 65nm CMOS technology - 65nm CMOS - Higher density, less material, less power - Enhanced radiation hardness regular.

R. Kluit Nikhef Amsterdam ET Nikhef Electronics Technology TGL Ruud Kluit 118-Apr-16.

Low Mass, Radiation Hard Vertex Detectors R. Lipton, Fermilab Future experiments will require pixelated vertex detectors with radiation hardness superior.

Deep submicron readout chip development on behalf of D. Fougeron, 1 R. Hermel 1, H. Lebbolo 2, R. Sefri, 2 1 LAPP Annecy, 2 LPNHE Paris SiD phone meeting.

FE-I4 chip development status ATLAS Upgrade, R.Kluit.

Xilinx Spartan-6 FPGA Board Setup

WP microelectronics and interconnections

Upgrade of the ATLAS MDT Front-End Electronics

An Illustration of 0.1µm CMOS layout design on PC

Chapter 10: IC Technology

ECNG 1014: Digital Electronics Lecture 1: Course Overview

INTRODUCING MICROWIND

Chapter 10: IC Technology

Physical Implementation

Chapter 10: IC Technology

R&D of CMOS pixel Shandong University

Presentation transcript:

R. Kluit Electronics Department Nikhef, Amsterdam. Integrated Circuit Design

19/12/2008IC R. Kluit2

19/12/2008IC R. Kluit3 ASIC application’s 2 IC’s: 0.25µ CMOS 3 prototypes 9/2000 => prod 3/ PCB’s, IC’s (prod. $43k) Chip-on-board; cleaning & Nikhef ++ Radiation & Area 2004 V. Gromov, P. Timmer, J-D Schipper, R. Kluit

19/12/2008IC R. Kluit4 Design in Collaborations: Si-strip detector front-end (0.25µm) Analog readout & Comparator Contribution to new ATLAS Pixel FE chip Design Internal: IC’s for ALICE (0.25µm) Bandgap reference (130nm) GOSSIP frontend prototype’s (130nm) Km3Net PMT front-end (0.35µm) Most recent Designs

CMOS IC technology Design issues: RregVt, 0Vt, HighVt, LowVt transistors Radiation tolerance (design) Technology Design rules Process variations & matching ESD Rules for Manufacturability 19/12/2008IC R. Kluit5 Bulk CMOS

Present Technologies 19/12/2008IC R. Kluit6 Bulk CMOSSOI Strained silicon Vdd VVdd VVdd 1-1.2VVdd 1VVdd 0.9-1V 6 Al6 Cu7 Cu8 Cu9 Cu feature size: Mass prod. start: Power & gate density scale relative to feature size scaling (x0.7). Vsupply Nr. metal layers radiation tolerant !????

“Features” of new Techn. Random Dopant Fluctuations ~100 atoms channel length, 1000 dopants in channel Variations in strain & Gate oxide thickness (~ 5 Line Edge effects: R  of connectivity Solutions in Foundry & Design techniques; Global process variations of 45nm improved w.r.t. 90nm & 65nm ! 19/12/2008IC R. Kluit7

Euro Practice Cadence platform: Cadence:design entry & layout + analog & digital simulation. Assura: Simulation & Verification Mentor: Calibre for DRC & extraction (Ver.) Synopsys: Logic Simulation, Digital Synthesis, Clock tree generation, Place & Route. Software via Educational programs; affordable (€) BUT maintenance ¼ fte. 19/12/2008IC R. Kluit8 Design Tools

19/12/2008IC R. Kluit9 ET Design expertise Technologies: Commercial CMOS AMS 0.35µ: Design-Kit + Lib. IBM 0.25µ PDK + Lib. IBM 0.13µ: PDK + Arm/IBM Lib. People & Expertise : (Electronics department) 2+2 Designers have the skills for IC design. Analog front-ends; device level circuit design Digital design; control blocks & architecture Verilog => synthesis => routing.

Present Technologies (2) Transition to SOI, Vdd to ~1V Radiation tolerance: increasing up to 90nm. Beyond ??? 19/12/2008IC R. Kluit10 ~0.7 2 ~ ~0.7 ~0.7 -2