Presentation is loading. Please wait.

Presentation is loading. Please wait.

INTRODUCING MICROWIND

Similar presentations


Presentation on theme: "INTRODUCING MICROWIND"— Presentation transcript:

1 INTRODUCING MICROWIND

2 www.microwind.org WHAT IS MICROWIND
Microwind is a unique educational tool for designing nano-CMOS cells Microwind may be configured in any technology from 1.2µm downto 14nm Microwind illustrates 2D, 3D aspects of Ics Microwind simulates cells & blocks using embedded simulator

3 2006 – New Delhi 2006 – Pune www.microwind.org WHAT IS MICROWIND
Books on CMOS basic & advanced design have been written by E. Sicard, S. Ben Dhia and published by Tata-McGrawHill in 2006 Microwind has been successfully deployed in India and in some universities around the world by ni2designs 2006 – Pune

4 Acceptable for simulators
MOS MODELS Microwind uses Level1, Level3, and a simplified version of BSIM4, adapted to FinFET “Typically, FinFET models have over 1,000 parameters per transistor, and more than 20,000 lines of C code” BSIM in Microwind uses 25 parameters and 250 lines of code… but makes many simplifications Bsim CMG Bsim6 Acceptable for simulators 1000 Bsim4 Bsim3 Bsim2 Bsim Model parameters 100 MM9 Level 2 Level 3 Acceptable for teachers 10 Level 1 Acceptable for students 1 1970 1980 1990 2000 2010 2020 Year

5 MICROWIND FEATURES FOLLOWING THE SCALE DOWN 2 supply Low K Double patterning Metal gate nMOS Strain Pocket implant pMOS Strain High K oxide 8 Metal Double gates

6 2nd generation strain, 10 metal layers
NANO-CMOS APPLICATION NOTES Technology node Year of introduction Key Innovations 90nm 2003 SOI substrate 65nm 2004 Strain silicon 45nm 2008 2nd generation strain, 10 metal layers 32/28nm 2010 High-K metal gate 20nm 2013 Replacement metal gate, Double patterning, 12 metal layers 14nm 2016 FinFET > Application Notes

7 MICROWIND LAMBDA-BASED DESIGN
Gate pitch Microwind works in lambda units (λ) Not optimum layout but independent of technology Design rules have remained nearly the same for 20 years λ is nearly half of technology (8nm in 14-nm node) Channel length is 2 λ Minimum gate pitch is 8 λ (2+6) Minimum metal pitch is 6 λ (3+3) Channel length Metal pitch

8 2500 1000 design rules DESIGN RULES
Microwind DRC only checks around 100 basic design rules In 14-nm technology, more than 2500 design rules have been listed in the design kit Layouts cannot be fabricated without full DRC 130nm 500 design rules 65nm 1000 design rules 14nm 2500


Download ppt "INTRODUCING MICROWIND"

Similar presentations


Ads by Google