Haptic Belt team Informational Presentation.  I 2 C is a form of control bus (multi-master) which allows communication between multiple integrated circuits.

Slides:



Advertisements
Similar presentations
Chapter 14 Communications Introduction
Advertisements

Networking at Home the Office and Globe
I2C bus Inter Integrated Circuits bus by Philips Semiconductors
IT253: Computer Organization
1 EECS 373 Design of Microprocessor-Based Systems Prabal Dutta University of Michigan Guest Lecturer Pat Pannuto Lecture 10: Serial buses Oct 6, 2011.
Embedded Systems I2CI2C. Feature 3 wire GND SCL(clock) SDA(data) All devices share the same bus wire Using wire and, each device gain access to bus (become.
Serial Interfaces, Part Deux -I 2 C and SPI December 4, 2002 Presented by Eugene Ho.
Lecture 8: Serial Interfaces
Network Topologies.
ME106 Sensor Presentation: WII Nunchuck Evan Ly, Marcus Solis 31OCT2012.
Serial Communication Buses: I 2 C and SPI By Brody Dunn.
I/O Channels I/O devices getting more sophisticated e.g. 3D graphics cards CPU instructs I/O controller to do transfer I/O controller does entire transfer.
I2CI2C CS-423 Dick Steflik. Inter-Integrated Circuit Developed and patented by Philips for connecting low speed peripherals to a motherboard, embedded.
Two Wire Interface Another popular serial peripheral interface bus -More flexible than SPI -Master and slave modes supported -7-bit slave address -400khz.
Lecture 27: LM3S9B96 Microcontroller – Inter- Integrated Circuit (I 2 C) Interface.
Module I Overview of Computer Architecture and Organization.
Interfaces A practical approach. Lesson 2 I2C and SPI
1 EECS 373 Design of Microprocessor-Based Systems Prabal Dutta University of Michigan Lecture 10: Serial buses Oct 6, 2011.
SERIAL BUS COMMUNICATION PROTOCOLS
1 © Unitec New Zealand I2C Lecture 10 Date: - 2 Nov, 2011 Embedded Hardware ETEC 6416.
Computer Architecture Lecture 08 Fasih ur Rehman.
Transmission Modes Serial Transmission  One bit is transmitted on a circuit at a time  Usually there is one transmit circuit and one receive circuit.
Introduction Electrical Considerations Data Transfer Synchronization Bus Arbitration VME Bus Local Buses PCI Bus PCI Bus Variants Serial Buses 11/06/20141Input/Output.
Lecture 111 Lecture 11: Lab 3 Overview, the ADV7183B Video Decoder and the I 2 C Bus ECE 412: Microcomputer Laboratory.
LSU 10/22/2004Serial I/O1 Programming Unit, Lecture 5.
VERIFICATION OF I2C INTERFACE USING SPECMAN ELITE By H. Mugil Vannan Experts Mr. Rahul Hakhoo, Section Manager, CMG-MCD Mr. Umesh Srivastva, Project Leader.
Embedded Bus – i2c David E. Culler Lab 2 Feb 2, 2015
I2C UNIT 23 로봇 SW 교육원 조용수. 학습 목표 I2C I2C Protocol 구조 N051 I2C 동작 I2C Register 2.
4.0 rtos implementation part II
7/23 Inter-chip Serial Communication: SPI and I 2 C Computer Science & Engineering Department Arizona State University Tempe, AZ Dr. Yann-Hang Lee.
Lecture 20: Communications Lecturers: Professor John Devlin Mr Robert Ross.
1 Microprocessor-based Systems Course 9 Design of the input/output interfaces (continue)
DEVICES AND COMMUNICATION BUSES FOR DEVICES NETWORK
11/16/2006 WSN Mote- MCU & Sensor Hardware 1 ECET 581 Wireless Sensor Networks Mote – MCU & Sensor Hardware 2 of 3 Fall 2006
1 Synchronous Serial IO Send a separate clock line with data –SPI (serial peripheral interface) protocol –I 2 C (or I2C) protocol Encode a clock with data.
Microprocessor based Design for Biomedical Applications MBE 3 – MDBA XI : Project Outlooks.
ENTC-489 Embedded Real Time Software Development Embedded Real Time Software Development Week 4 Review.
©2008 R. Gupta, UCSD COSMOS Summer 2008 Peripheral Interfaces Rajesh K. Gupta Computer Science and Engineering University of California, San Diego.
© 2009, Renesas Technology America, Inc., All Rights Reserved 1 Course Introduction  Purpose:  This course provides an overview of the serial communication.
PS/2 Mouse/Keyboard Port
S4525A Peripherals & Enhanced FLASH 1 © 1999 Microchip Technology Incorporated. All Rights Reserved. S4525A Peripherals & Enhanced FLASH 1 Peripherals.
Essentials of Communication This simple model requires many guarantees. Sender Receiver Communication Link Data.
Unit 1 Lecture 4.
1 Copyright © 2014 Tata Consultancy Services Limited Controller Area Network (CAN) By Renukacharya A. Thakare.
Embedded Communication Protocols Don Heer 10/18/10 1.
Microcontroller basics Embedded systems for mortals.
Networked Embedded Systems Sachin Katti & Pengyu Zhang EE107 Spring 2016 Lecture 9 Serial Buses – SPI, I2C.
I 2 C FOR SENSORS IN THE DOM Nestor Institute Koutsoumpos Vasileios - Nestor Institute 1.
COMPUTER NETWORKS Lecture-8 Husnain Sherazi. Review Lecture 7  Shared Communication Channel  Locality of Reference Principle  LAN Topologies – Star.
میکرو کنترلرهای AVR Serial Interfaces, I2C and SPI
Memory Interface EEE 365 [FALL 2014] LECTURER 12 ATANU K SAHA BRAC UNIVERSITY.
1 Serial Peripheral Interface What is it? Basic SPI Capabilities Protocol Pros and Cons Uses Serial Peripheral Interface
Lab 9 Multiprocessor, Buses, SPI, I2C. Multiprocessors Why multiprocessors? The structure of multiprocessors. Elements of multiprocessors: – Processing.
Serial Communication Originally created by Anurag Dwidedi and Rudra Pratap Suman.
Chapter 6 Input/Output Organization
Outline Analog to digital conversion (ADC) of NuMaker TRIO
Serial Communication Buses: I2C and SPI
The I2C Bus.
Chapter 11: Inter-Integrated Circuit (I2C) Interface
(Inter-IC bus) By Tejaswini Gadicherla
I2C PROTOCOL SPECIFICATION
Communication Lines Fundamentals.
EEPROM Comparison – Parallel or Serial
Asynchronous Serial Communications
Serial EEPROM (Atmel 24C-512)
I2C and RTC Chapter 18 Sepehr Naimi
Another Physical Layer – I2C
Serial Communication 19th Han Seung Uk.
Presentation transcript:

Haptic Belt team Informational Presentation

 I 2 C is a form of control bus (multi-master) which allows communication between multiple integrated circuits in a system  I 2 C was developed by Philips in the early 1980s  I 2 C is extremely commonly used in embedded systems to provide for transfer of information between componenets

 The bus, although being invented in the early 80s, has kept pace with data transfer speeds, offering three speeds of transfer ◦ 100 kbps in standard mode ◦ 400 kbps in fast mode ◦ 3.4 Mbps in high-speed mode  I 2 C offers reliable performance, using software- controlled collision detection and arbitration  Extremely easy to implement – 2 wires to control all the ICs in a system  ICs can be addressed by hardware or by software, depending on convenience

 I 2 C is set up by connecting a master (can be more than one) and some number of slaves to two lines ◦ SDA = Serial Data Line, used to send data ◦ SCL = Serial Clock Line, used by master to clock all slaves  The master initiates transmissions, sending information to control slaves (to initiate both sending to and receiving from slaves)

 4 modes of operation ◦ Master transmit— master node is sending data to a slave ◦ Master receive — master node is receiving data from a slave ◦ Slave transmit — slave node is sending data to a master ◦ Slave receive — slave node is receiving data from the master

 Each slave on the I 2 C is set up to have seven addressing bits  Upper four addressing bits are already set according to function of the I 2 C bus (1010 for serial EEPROM for example)  Lower three addressing bits can be set (programmatically or hardwired) to address slaves, allowing for 8 slaves at each upper address  More than 8 slaves requires multiple types of I 2 C such that the upper addressing bits are different

 Data is transferred in sequences of 8 bits over the SDA line (MSB first) by clocking through the SCL line  Extra bits are required for setup/acknowledge ◦ The master initiates the transfers by sending start bit (or restart to continue a transfer) ◦ The receiving device sends acknowledgement bit after every sequence to confirm data has been received ◦ The master ends the transfer via stop bit

We send 8 bits for addressing in the initial transfer. 7 bits to address the slave and the 8 th bit to tell the slave if we are sending to or receiving from it. 1 for read, 0 for write.

 The master sends the first sequence (start sequence), waking up all slaves so that they listen to the bus  The master sends out the addressing sequence – this tells the slaves which one of them is being addressed along with the bit to tell them whether they are sending or receiving  The master sends all data sequences to the slave, waiting for the acknowledge bit. All slaves receive this transfer but only the one which has been addressed pays any attention  The master then sends the stop bit to end the transfer

 Reasons for choosing I 2 C ◦ Simple two-line bus implementation  On our belt, we need a wiring system which provides as much flexibility as possible – fewer wires means more flexibility ◦ Scalability  Our belt size can easily be increased to hold as many slaves as we require, all that is necessary is additional slave addresses – no software changes  Why it is interesting in terms of our project ◦ I 2 C is primarily used for close range transfer of data, we are moving into untested territory by using I 2 C over the longer distances present on our belt

 /notes/   tutorial/i2c-data-transfer.png