A Temperature Sensor in 0.18µm CMOS with 62µW Power Consumption and a Range of ‑ 120..120°C Jan-Rutger Schrader Anne Stellinga Kofi Makinwa.

Slides:



Advertisements
Similar presentations
SAAB SPACE 1 The M2 ASIC A mixed analogue/digital ASIC for acquisition and control in data handling systems Olle Martinsson AMICSA, October 2-3, 2006.
Advertisements

Sensors Interfacing.
Data Acquisition ET 228 Chapter
© IMEC 2010 MIXED SIGNAL RADIATION TOLERANT DESIGN WITH DARE KNUT ASIC.
SIGNAL PROCESSING WITH ANALOG CIRCUIT Chun Lo. Analog circuit design  Main disadvantage: low precision  Due to mismatch in analog circuit components.
18/05/2015 Calice meeting Prague Status Report on ADC LPC ILC Group.
A Low-Power 9-bit Pipelined CMOS ADC for the front-end electronics of the Silicon Tracking System Yuri Bocharov, Vladimir Butuzov, Dmitry Osipov, Andrey.
Design and Implementation a 8 bits Pipeline Analog to Digital Converter in The Technology 0.6 μm CMOS Process Eri Prasetyo.
3-axis accelerometer and strain sensor readout MEMS-based capacitive sensors Juan Santana Richard van den Hoven Imec-Holst Centre The Netherlands Imec-
Satellite Construction Attitude Control and Determination System Attitude Control and Determination System Jan Hales, Martin Pedersen & Klaus Krogsgaard.
MDT-ASD PRR C. Posch30-Aug-02 1 Specifications, Design and Performance   Specifications Functional Analog   Architecture Analog channel Programmable.
GOSSIPO-2 chip: a prototype of read-out pixel array featuring high resolution TDC-per-pixel architecture. Vladimir Gromov, Ruud Kluit, Harry van der Graaf.
Signal Conditioning and Linearization of RTD Sensors
Engineering 1040: Mechanisms & Electric Circuits Winter 2015 Analog & Digital Signals Analog to Digital Conversion (ADC)
Magnetometer Front-end ASIC (MFA) Magnes 1), W., H. Hauer 2), A. Valavanoglou 1), M. Oberst 2), H. Neubauer 2), D. Pierce 3), J. Means 3), I. Jernej 1),
L. Gallin-Martel, D. Dzahini, F. Rarbi, O. Rossetto
Development of Readout ASIC for FPCCD Vertex Detector 01 October 2009 Kennosuke.Itagaki Tohoku University.
PUT JOSH WEB- STREAM HERE. 4/30/2010 Iowa State University EE492 – Senior Design II.
Slide: 1International Conference on Electronics, Circuits, and Systems 2010 Department of Electrical and Computer Engineering University of New Mexico.
1 Quarterly Technical Report 1 for Pittsburgh Digital Greenhouse Kyusun Choi The Pennsylvania State University Computer Science and Engineering Department.
Wireless Intelligent Sensor Modules for Home Monitoring and Control Presented by: BUI, Phuong Nhung, 裴芳绒 António M. Silva1, Alexandre Correia1, António.
DEPFET Electronics Ivan Peric, Mannheim University.
Pierpaolo Valerio.  CLICpix is a hybrid pixel detector to be used as the CLIC vertex detector  Main features: ◦ small pixel pitch (25 μm), ◦ Simultaneous.
A Single-Chip CMOS Micro-Hotplate Array for Hazardous-Gas Detection and Material Characterization Presentation by Hörður Mar Tómasson 16. October 2006.
Analog to Digital Converters (ADC) Ben Lester, Mike Steele, Quinn Morrison.
2. Super KEKB Meeting, DEPFET Electronics DEPFET Readout and Control Electronics Ivan Peric, Peter Fischer, Christian Kreidl Heidelberg University.
Parameters Identification of Embedded PTAT Temperature Sensors for CMOS Circuits MIXDES '07. 14th International Conference on Mixed Design of Integrated.
CSE 598A Project Proposal James Yockey
S.Manen– IEEE Dresden – Oct A custom 12-bit cyclic ADC for the electromagnetic calorimeter of the International Linear Collider Samuel.
07 October 2004 Hayet KEBBATI -1- Data Flow Reduction and Signal Sparsification in MAPS Hayet KEBBATI (GSI/IReS)
18/10/20151 Calibration of Input-Matching and its Center Frequency for an Inductively Degenerated Low Noise Amplifier Laboratory of Electronics and Information.
1 Successive Approximation Analog-to- Digital Conversion at Video Rates 指導教授 :汪輝明 學 生:陳柏宏.
A 1V 14b Self-Timed Zero- Crossing-Based Incremental ΔΣ ADC[1] Class Presentation for Custom Implementation of DSP By Parinaz Naseri Spring
1 5. Application Examples 5.1. Programmable compensation for analog circuits (Optimal tuning) 5.2. Programmable delays in high-speed digital circuits (Clock.
L.ROYER – TWEPP Oxford – Sept The chip Signal processing for High Granularity Calorimeter (Si-W ILC) L.Royer, J.Bonnard, S.Manen, X.Soumpholphakdy.
Integrated Smart Sensor Calibration Abstract Including at the sensor or sensor interface chip a programmable calibration facility, the calibration can.
This document is the property of Aurelia Microelettronica. - Approved for limited distribution only. No disclosure without written permission. CONFIDENTIAL.
Valerio Re, Massimo Manghisoni Università di Bergamo and INFN, Pavia, Italy Jim Hoff, Abderrezak Mekkaoui, Raymond Yarema Fermi National Accelerator Laboratory.
Test of the MAPS add-on board S. Amar-Youcef, M. Deveaux, D. Doering, C. Müntz, S. Seddiki, P. Scharrer, Ch. Schrader, J. Stroth, T. Tischler.
L.Royer– Calice LLR – Feb Laurent Royer, J. Bonnard, S. Manen, P. Gay LPC Clermont-Ferrand R&D pole MicRhAu dedicated to High.
1 Status Report on ADC LPC Clermont-Ferrand Laurent ROYER, Samuel MANEN.
Pipelined ADC We propose two variants: low power and reliability optimized A. Gumenyuk, V. Shunkov, Y. Bocharov, A. Simakov.
Analog to Digital Converters
ASIC Activities for the PANDA GSI Peter Wieczorek.
10 CBM Collaboration Meeting 2007 Sept Moscow Engineering Physics Institute (State University) Status of Radiation Tolerant Blocks for STS A.
RD53 Analog IP blocks WG : developments and plans at CPPM M. Barbero, L. Gallin Martel (LPSC), Dzahini (LPSC), D. Fougeron, R. Gaglione (LAPP), F. Gensolen,
LHCb Vertex Detector and Beetle Chip
Low Power, High-Throughput AD Converters
Pixel detector development: sensor
Numerical signal processing for LVDT reading based on rad tol components Salvatore Danzeca Ph.D. STUDENT (CERN EN/STI/ECE ) Students’ coffee meeting 1/3/2012.
1 Quarterly Technical Report II for Pittsburgh Digital Greenhouse Kyusun Choi The Pennsylvania State University Computer Science and Engineering Department.
Low Power, High-Throughput AD Converters
SuperKEKB 3nd open meeting July 7-9, 2009 Hans-Günther Moser MPI für Physik Sensor and ASIC R&D Sensor Prototype Production: running, ASICs: Switcher,
Investigating latchup in the PXL detector Outline: What is latchup? – the consequences and sources of latchup – techniques to reduce latchup sensitivity.
Chapter 4 – RFID tag chip design. Figure 4.1 Tag system architecture.
CBM 12 th Meeting, October 14-18, 2008, Dubna Present status of the first version of NIHAM TRD-FEE analogic CHIP Vasile Catanescu and Mihai Petrovici NIHAM.
Oscar Alonso – Future Linear Colliders Spanish Network 2015 – XII Meeting - Barcelona, January 2015 O. Alonso, J. Canals, M. López, A. Vilà, A. Herms.
Technical status of the Gossipo-3 : starting point for the design of the Timepix-2 March 10, Vladimir Gromov NIKHEF, Amsterdam, the Netherlands.
H. Krüger, , DEPFET Workshop, Heidelberg1 System and DHP Development Module overview Data rates DHP function blocks Module layout Ideas & open questions.
1 Summary Lecture: Part 1 Sensor Readout Electronics and Data Conversion Discovering Sensor Networks: Applications in Structural Health Monitoring.
1 Status Report on ADC LPC Clermont-Ferrand Laurent ROYER, Samuel MANEN Calice/Eudet electronic meeting London 2008.
ESA Cosmic Vision MF ASICs and IPs Development June 12-16, 2016 AMICSA & DSP DAY 2016.
EEE2135 Digital Logic Design Chapter 1. Introduction
Integrated Circuits for the INO
R&D activity dedicated to the VFE of the Si-W Ecal
Upgrade of the ATLAS MDT Front-End Electronics
Stefan Ritt Paul Scherrer Institute, Switzerland
DARE180U Platform Improvements in Release 5.6
A new family of pixel detectors for high frame rate X-ray applications Roberto Dinapoli†, Anna Bergamaschi, Beat Henrich, Roland Horisberger, Ian Johnson,
Presentation transcript:

A Temperature Sensor in 0.18µm CMOS with 62µW Power Consumption and a Range of ‑ °C Jan-Rutger Schrader Anne Stellinga Kofi Makinwa

2 Contents 1. The Mars Seismometer Project 2. Temperature Sensor 1. Architecture 2. Detailed Implementation 3. Measurement Results

3

4 Seismometer Seismometer CAD view of broadband seismometer Test configuration

5 SHAMROC Readout Chip

6 5x5mm SHAMROC Readout Chip

7 Why a Temperature Sensor? Problem Temperature on Mars 0°C day Temperature on Mars 0°C day Electronics (self-heating): -55°C … 85°C Electronics (self-heating): -55°C … 85°C Required 24-bit SHAMROC ADC accuracy is 3ppm/°C Required 24-bit SHAMROC ADC accuracy is 3ppm/°CSolution On-chip temperature sensor measures die temperature On-chip temperature sensor measures die temperature ADC output values corrected using a (2 nd order) polynome ADC output values corrected using a (2 nd order) polynome

8 Specifications Temperature range:-120°C … 120°C Temperature range:-120°C … 120°C Resolution:0.06°C Resolution:0.06°C Non-linearity:±0.25°C Non-linearity:±0.25°C Conversion time:33ms Conversion time:33ms Power:62μW Power:62μW Supply voltage:3.3V analog, 1.8V digital Supply voltage:3.3V analog, 1.8V digital

9 Temperature Measurement Circuit: “Bipolar Core” (p=current ratio)

10 Block Schematic of Complete Temperature Sensor

11 Front-end and Timing 8C s Correlated Double Sampling

12 Opamp

13 Test Chip UMC 0.18μm RF CMOS

14 Chip Micrograph Active area: 0.29 mm²

15 Measured Error versus Reference Temperature Non-linearity ±0.25°C 3σ spread around ±0.3°C level

16 Measured Power Consumption

17 DARE vs Faraday digital library 2 tape-outs, same VHDL

18 Radiation Hardening Enclosed gate layout(leakage) Guard rings (latchup) IMEC DARE library

19 Radiation Tests 16kradNo parameter shifts (SHAMROC TID-requirements) 16kradNo parameter shifts (SHAMROC TID-requirements) 44kradOutput drift 0.75%Power unchanged 44kradOutput drift 0.75%Power unchanged 136kradOutput drift 6%Analog power in ON- state increased 136kradOutput drift 6%Analog power in ON- state increased 409kradChips stopped functioningLarge increase in analog & digital power 409kradChips stopped functioningLarge increase in analog & digital power No influence observed on IO-power. No influence observed on IO-power. DARE digital library: SEU-resistant logic. DARE digital library: SEU-resistant logic. Preliminary SEU test: only 1 possible single-event transient in multi-day test.

20 End