ENEE244-02xx Digital Logic Design Lecture 10. Announcements HW4 assigned, due 10/9.

Slides:



Advertisements
Similar presentations
ENEE244-02xx Digital Logic Design Lecture 10. Announcements HW4 due 10/9 – Please omit last problem 4.6(a),(c) Quiz during recitation on Monday (10/13)
Advertisements

Combinational Logic Circuits Chapter 2 Mano and Kime.
ECE 3110: Introduction to Digital Systems Simplifying Sum of Products using Karnaugh Maps.
Chapter 3 Simplification of Switching Functions. Karnaugh Maps (K-Map) A K-Map is a graphical representation of a logic function’s truth table.
ITEC 352 Lecture 4 Boolean logic / Karnaugh Maps.
KARNAUGH MAP Introduction Strategy for Minimization Minimization of Product-of-Sums Forms Minimization of More Complex Expressions Don't care Terms 1.
Gate-level Minimization
ECE 301 – Digital Electronics Karnaugh Maps (Lecture #7) The slides included herein were taken from the materials accompanying Fundamentals of Logic Design,
SYEN 3330 Digital SystemsJung H. Kim Chapter SYEN 3330 Digital Systems Chapter 2 – Part 4.
Basic Digital Design Discussion D5.4 Section 13.6.
1 CS 20 Lecture 14 Karnaugh Maps Professor CK Cheng CSE Dept. UC San Diego.
Basic Digital Design Discussion D5.4 Appendix F. Basic Digital Design Sum-of-Products Design Product-of-Sums Design.
Gate Logic: Two Level Canonical Forms
EE365 Adv. Digital Circuit Design Clarkson University Lecture #2 Boolean Laws and Methods.
1 CS 140 Lecture 3 Combinational Logic Professor CK Cheng CSE Dept. UC San Diego.
Example: Given a 4-bit input combination N=N 3 N 2 N 1 N 0, this function produces a 1 output for N=1,2,3,5,7,11,13, and 0 otherwise.  According to the.
ENEE244-02xx Digital Logic Design Lecture 7. Announcements Homework 3 due on Thursday. Review session will be held by Shang during class on Thursday.
ECE 331 – Digital System Design Karnaugh Maps and Determining a Minimal Cover (Lecture #7) The slides included herein were taken from the materials accompanying.
ECE 301 – Digital Electronics Karnaugh Maps and Determining a Minimal Cover (Lecture #8) The slides included herein were taken from the materials accompanying.
Logic Functions and their Representation. Slide 2 Combinational Networks x1x1 x2x2 xnxn f.
SYEN 3330 Digital Systems Jung H. Kim Chapter SYEN 3330 Digital Systems Chapter 2 – Part 5.
Combinational Logic Circuits Chapter 2 Mano and Kime.
EECC341 - Shaaban #1 Lec # 7 Winter Combinational Circuit Minimization Canonical sum and product logic expressions do not provide a circuit.
ENEE244-02xx Digital Logic Design Lecture 4. Announcements HW 1 due today. HW 2 up on course webpage, due on Thursday, Sept. 18. “Small quiz” in recitation.
Computer Architecture I: Digital Design Dr. Robert D. Kent Lecture 3 Simplification of Boolean Expressions.
Overview Part 2 – Circuit Optimization 2-4 Two-Level Optimization
ECE 331 – Digital System Design
1 Simplification of Boolean Functions:  An implementation of a Boolean Function requires the use of logic gates.  A smaller number of gates, with each.
Chapter 3 Simplification of Switching Functions. Simplification Goals Goal -- minimize the cost of realizing a switching function Cost measures and other.
Department of Computer Engineering
Dr. Eng. Farag Elnagahy Office Phone: King ABDUL AZIZ University Faculty Of Computing and Information Technology CPCS 222.
ECE 2110: Introduction to Digital Systems PoS minimization Don’t care conditions.
1 ENGR 254 Lecture DeMorgan Symbol Equivalence.
Chapter 4 Combinational Logic Design Principles. Overview Objectives -Define combinational logic circuit -Analysis of logic circuits (to describe what.
Karnaugh map minimization Basic Terms (1) minterm maxterm - a single 1 - a single 0 1. implicant
ECE 3110: Introduction to Digital Systems Symplifying Products of sums using Karnaugh Maps.
Unit 5 Karnaugh Maps Fundamentals of Logic Design by Roth and Kinney.
Circuit Minimization. It is often uneconomical to realize a logic directly from the first logic expression that pops into your head. Canonical sum and.
Chapter 2 Two- Level Combinational Logic. Chapter Overview Logic Functions and Switches Not, AND, OR, NAND, NOR, XOR, XNOR Gate Logic Laws and Theorems.
ENEE244-02xx Digital Logic Design Lecture 12. Announcements HW4 due today HW5 is up on course webpage. Due on 10/16. Recitation quiz on Monday, 10/13.
Chapter3: Gate-Level Minimization Part 1 Origionally By Reham S. Al-Majed Imam Muhammad Bin Saud University.
Chapter 3 The Karnaugh Map
CHAPTER 3: PRINCIPLES OF COMBINATIONAL LOGIC
ECE 3110: Introduction to Digital Systems Chapter #4 Review.
Minimization Karnaugh Maps
ENEE244-02xx Digital Logic Design Lecture 5. Announcements Homework 1 solutions are on Canvas Homework 2 due on Thursday Coming up: First midterm on Sept.
Karnaugh Maps (K-Maps)
Karnaugh Maps (K-Map) A K-Map is a graphical representation of a logic function’s truth table.
ECE/CS 352 Digital System Fundamentals1 ECE/CS 352 Digital Systems Fundamentals Spring 2001 Chapter 2 – Part 5 Tom Kaminski & Charles R. Kime.
Digital Logic (Karnaugh Map). Karnaugh Maps Karnaugh maps (K-maps) are graphical representations of boolean functions. One map cell corresponds to a row.
Lecture # 5 University of Tehran
EECS 270 Lecture 10. K-map “rules” – Only circle adjacent cells (remember edges are adjacent!) – Only circle groups that are powers of 2 (1, 2,
ECE DIGITAL LOGIC LECTURE 8: BOOLEAN FUNCTIONS Assistant Prof. Fareena Saqib Florida Institute of Technology Spring 2016, 02/11/2016.
BOOLEAN ALGEBRA LOGIC GATES. Introduction British mathematician George Boole( ) was successful in finding the link between logic and mathematics.
ECE 301 – Digital Electronics Minimizing Boolean Expressions using K-maps, The Minimal Cover, and Incompletely Specified Boolean Functions (Lecture #6)
Chapter 3 Simplification of Switching Functions. Simplification Goals Goal -- minimize the cost of realizing a switching function Cost measures and other.
Digital Logic & Design Dr. Waseem Ikram Lecture 09.
Chapter 3 The Karnough Map Minimum Forms of Switching Functions 1.Combine terms by using ( Adjacency) Do this repeatedly to eliminates as.
ECE 2110: Introduction to Digital Systems
Chapter 4 Simplification of Boolean Functions Karnaugh Maps
ECE 3110: Introduction to Digital Systems
ECE 2110: Introduction to Digital Systems
Karnaugh Maps.
ECE 331 – Digital System Design
ECE 331 – Digital System Design
CHAPTER 5 KARNAUGH MAPS 5.1 Minimum Forms of Switching Functions
SYEN 3330 Digital Systems Chapter 2 – Part 4 SYEN 3330 Digital Systems.
CSE 370 – Winter 2002 – Logic minimization - 1
Karnaugh Map Method By: Asst Lec. Besma Nazar Nadhem
ECE 331 – Digital System Design
Presentation transcript:

ENEE244-02xx Digital Logic Design Lecture 10

Announcements HW4 assigned, due 10/9

Agenda Recap: – The simplification problem (4.1) This time: – Prime Implicants (4.2) – Prime Implicates (4.3) – Karnaugh Maps (4.4)

The Simplification Problem The determination of Boolean expressions that satisfy some criterion of minimality is the simplification or minimization problem. We will assume cost is determined by number of gate inputs.

Prime Implicants

Examples Case of Disjunctive Normal Formula – Sum-of-products form – Each of the product terms implies the function being described by the formula – Whenever product term has value 1, function must also have value 1. Case of Conjunctive Normal Formula – Product-of-sums form – Each sum term is implied by the function – Whenever the sum term has value 0, the function must also have value 0.

Subsumes

Implicants and Prime Implicants A product term is said to be an implicant of a complete function if the product term implies the function. Each of the minterms in minterm canonical form is an implicant of the function. An implicant of a function is a prime implicant if the implicant does not subsume any other implicant with fewer literals.

Example xyzf

Prime Implicants

Irredundant Disjunctive Normal Formulas Definition: An expression in sum-of-products form such that: – Every product term in the expression is a prime implicant – No product term may be eliminated from the expression without changing the function described by the expression. Theorem: – When the cost of a formula decreases when a literal is removed, the minimal DNFs correspond to irredundant disjunctive normal formulas.

Prime Implicates and Irredundant Conjunctive Expressions A sum term is said to be an implicate of a complete function if the function implies the sum term. Each of the maxterms in maxterm canonical form is an implicate of the function. An implicate of a function is a prime implicate if the implicate does not subsume any other implicate with fewer literals.

Example xyzf

Prime Implicates Theorem: – When the cost for a minimal Boolean formula is such that decreasing the number of literals in the CNF formula decreases the cost of the formula, the minimal CNFs correspond to products of prime implicates.

Irredundant Conjunctive Normal Formulas Definition: An expression in product-of-sums form such that: – Every sum term in the expression is a prime implicate – No sum term may be eliminated from the expression without changing the function described by the expression. Theorem: – When the cost of a formula decreases when a literal is removed, the minimal CNFs correspond to irredundant conjunctive normal formulas.

Karnaugh Maps

Three-Variable Maps Each cell is adjacent to 3 other cells. Imagine the map lying on the surface of a cylinder

Four-Variable Maps Each cell is adjacent to 4 other cells. Imagine the map lying on the surface of a torus

Karnaugh Maps and Canonical Formulas Minterm Canonical Formula

Karnaugh Maps and Canonical Formulas Maxterm Canonical Formula

Karnaugh Maps and Canonical Formulas Decimal Representation

Karnaugh Maps and Canonical Formulas Decimal Representation

Product Term Representations on Karnaugh Maps

Examples of Subcubes

Subcubes for elimination of one variable Variables in the product term are variables whose value is constant inside the subcube.

Subcubes for elimination of one variable

Subcubes for elimination of one variable

Subcubes for elimination of one variable

Subcubes for elimination of two variables

Subcubes for elimination of two variables

Subcubes for elimination of two variables

Subcubes for elimination of two variables

Subcubes for elimination of two variables

Subcubes for elimination of three variables

Subcubes for elimination of three variables

Subcubes for elimination of three variables

Subcubes for elimination of three variables

Subcubes for sum terms

Using K-Maps to Obtain Minimal Boolean Expressions

Example Both are prime implicants How do we know this is minimal?

Finding the set of all prime implicants in an n-variable map:

Essential Prime Implicants Some 1-cells appear in only one prime implicant subcube, others appear in more than one. A 1-cell that can be in only one prime implicant is called an essential prime implicant

Essential Prime Implicants Every essential prime implicant must appear in all the irredundant disjunctive normal formulas of the function. Hence must also appear in a minimal sum. – Why?

General Approach for Finding Minimal Sums