Four Bit ALU Presented By: Project Manager: Arturo Coronado Digital Circuit Design: Rodger Stamness Clocking:Rodger Stamness I/O:Juan Tello.

Slides:

Advertisements

Similar presentations

GATEKEEPER 2013 Educational Overview Presented by Jubilee BEST Robotics Mobile, AL.

Advertisements

1 The 2-to-4 decoder is a block which decodes the 2-bit binary inputs and produces four output All but one outputs are zero One output corresponding to.

1 4-BIT ARITHMETIC LOGIC UNIT MOTOROLA SN54/74LS181 Arora Shalini Guttal Pratibha Modgi Chaitali Shanmugam Ramya Advisor: Dave Parent Date:

1 4-bit ALU Cailan Shen Ting-Lu Yang Advisor: Dr. Parent May 11, 2005.

02/02/20091 Logic devices can be classified into two broad categories Fixed Programmable Programmable Logic Device Introduction Lecture Notes – Lab 2.

CPEN Digital System Design

1 4-BIT ARITHMETIC LOGIC UNIT Motorola MC54/74F181 Heungyoun Kim Lu Gao Jun Li Advisor: Dr. David W. Parent DATE: 12/05/2005.

1 Design of 4- BIT ALU Swetha Challawar Anupama Bhat Leena Kulkarni Satya Kattamuri Advisor: Dr.David Parent 05/11/2005.

San Jose State University Electrical Engineering EE Bit Serial to Parallel Converter Prof. David Parent, PhD Members: Quang Ly Derek Kwong Hector.

1 DESIGN OF 4-BIT ALU Fairchild Semiconductor DM74LS181 Prashanth Kommuri Akram Khan Gopinath Akkinepally Advisor: Dr. David W. Parent 5 December 2005.

1 4 Bit ALU with Carry Look Ahead Generator Piyu Singh Dhaker Kedar Bhatawadekar Nikhat Baig Advisor: Dave Parent DATE:12/05/05.

EE166 Final Presentation Patsapol Kriausakul Sung Min Park Dennis Won Howard Yuan.

1 64-Bit AND Gate Phong Nguyen Steve Turner Harpreet Dhillon Mahrang Saeed Advisor: Dave Parent 5/8/06.

SADDAPALLI RUDRA ABHISHEK

1/31/20081 Logic devices can be classified into two broad categories Fixed Programmable Programmable Logic Device Introduction Lecture Notes – Lab 2.

1 4-Bit ALU Chun-Wai Lee Shiela Valenciano Advisor: Dr. David Parent 12/05/05.

Split, 12 December 2005 University of Zagreb Slide 1 Chip level EMC measurements and simulations “Impact of Communications Technology to EMC“, COST 286.

Chapter 01 An Overview of VLSI

San Jose State University Department of Electrical Engineering 4-BIT SERIAL TO PARALLEL CONVERTER EE 166, CMOS DIGITAL INTEGRATED CIRCUIT FINAL PROJECT.

FUNCTIONAL OVERVIEW Design a synchronous 4-bit up and down counter Operates at 25MHz on the positive edge of the clock Designed to drive a 10pF capacitive.

1 DESIGN OF 8-BIT ALU Vijigish Lella Harish Gogineni Bangar Raju Singaraju Advisor: Dr. David W. Parent 8 May 2006.

1 4 BIT Arithmetic Logic Unit (ALU) Branson Ngo Vincent Lam Mili Daftary Bhavin Khatri Advisor: Dave Parent DATE: 05/17/04.

4 Bit ALU Geeping (Frank) Liu, Kasem Tantanasiriwong,

1 8 Bit ALU EE 166 Design Project San Jose State University Roger Flores Brian Silva Chris Tran Harizo Yawary Advisor: Dr. Parent May 2006.

Physical Implementation 1)Manufactured Integrated Circuit (IC) Technologies 2)Programmable IC Technology 3)Other Technologies Manufactured IC Technologies.

1 5-bit Decimation Filter Loretta Chui, Xiao Zhuang Hock Cheah, Gita Kazemi Advisor: David Parent December 6, 2004.

1 8 Bit ALU Rahul Vyas Gyanesh Chhipa Jaimin Shah Advisor: Dr. David W. Parent 05/08/2006.

4 Bit Serial to Parallel Data Stream Converter Vinaya Anne Kristy Lypen Michael Scheel Victor Zavaleta Vinaya Anne Kristy Lypen Michael Scheel Victor Zavaleta.

1 4 Bit Arithmetic Logic Unit Adithya V Kodati Hayagreev Pattabhiraman Vemuri Koneswara Advisor: Dave Parent 12/4/2005.

Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use Lecture 12 – Design Procedure.

Digital Components and Combinational Circuits Sachin Kharady.

ECEn 191 – New Student Seminar - Session 9: Microprocessors, Digital Design Microprocessors and Digital Design ECEn 191 New Student Seminar.

Slide No. 1 Course: Logic Design Dr. Ali Elkateeb Topic: Introduction Course Number: COMP 1213 Course Title: Logic Design Instructor: Dr. Ali Elkateeb.

SYEN 3330 Digital SystemsJung H. Kim 1 SYEN 3330 Digital Systems Chapter 9 – Part 1.

EE/CS 481 Spring Founder’s Day, 2008 University of Portland School of Engineering Project Golden Eagle CMOS Fast Fourier Transform Processor Team.

Digital Logic Design Instructor: Kasım Sinan YILDIRIM

Example of modular design: ALU

An Unobtrusive Debugging Methodology for Actel AX and RTAX-S FPGAs Jonathan Alexander Applications Consulting Manager Actel Corporation MAPLD 2004.

EE 466/586 VLSI Design Partha Pande School of EECS Washington State University

Universal college of engineering & technology. .By Harsh Patel)

Project submitted By RAMANA K VINJAMURI VLSI DESIGN ECE 8460 Spring 2003.

ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU Final project Speaker:Aeag ( 柯鴻洋 ) Advisor: Prof. Andy Wu 2003/05/29.

A four function ALU A 00 ADD B MUX SUB 11 Result AND OR

ENG241/ Lab #11 ENG2410 Digital Design LAB #1 Introduction Combinational Logic Design.

Central Processing Unit (CPU)

Design of 4-bit ALU.

Low Power, High-Throughput AD Converters

By: C. Eldracher, T. McKee, A Morrill, R. Robson. Supervised by: Professor Shams.

Integrated Microsystems Lab. EE372 VLSI SYSTEM DESIGNE. Yoon 1-1 Panorama of VLSI Design Fabrication (Chem, physics) Technology (EE) Systems (CS) Matel.

Low Power, High-Throughput AD Converters

Computer Operation. Binary Codes CPU operates in binary codes Representation of values in binary codes Instructions to CPU in binary codes Addresses in.

Transistors to Gates © 2011 Project Lead The Way, Inc.Magic of Electrons.

Custom ICs for Radiation Detection & Imaging

Low Power, High-Throughput AD Converters

ECE/CS 352 Digital Systems Fundamentals

DREAM TEAM 2 Roto, Holiano, Chaka

4 BIT Arithmetic Logic Unit (ALU)

An Unobtrusive Debugging Methodology for Actel AX and RTAX-S FPGAs

VLSI Tarik Booker.

Meeting at CERN March 2011.

LAB #1 Introduction Combinational Logic Design

Design of an 8 Bit Barrel Shifter

Physical Implementation Manufactured IC Technologies

Transistors to Gates Transistors to Gates Gateway To Technology

تراشه ها ي منطقي برنامه پذ ير

Counter Integrated Circuits (I.C.s)

Advisor: Jin-Fu Li TA: Shin-Yo Lin

Physical Implementation

1.Introduction to Advanced Digital Design (14 marks)

Arithmatic Logic Unit (ALU). ALU Input Data :  A0-A3  B0-B3 Output Data :  F0 – F3.

Presentation transcript:

Four Bit ALU Presented By: Project Manager: Arturo Coronado Digital Circuit Design: Rodger Stamness Clocking:Rodger Stamness I/O:Juan Tello

Objective Familiarization with the full custom IC design methodology. Develop good test and debugging skills. Learn to work on a team Learn documentation procedures Have fun!!!!!!

Design Flow

Philips’s 74L181

Specifications Functionality: Logic and Arithmetic implementation of Philips 74L181 Frequency: 25MHz Power: 750 mW Area: 1800 X 1800

Chip Input & Output Circuits Design quality is a critical factor -Reliability -Signal Integrity -Interchip Communication speed ESD -Most prevalent causes for chip failures: -Manufacturing and Field Operation

Schimtt Trigger

Super Buffer

Padframe Floor plan

Functions

Cell-Base implementation A.O.I each function to get circuits. Each circuit is turned into a cell. Each cell builds up the ALU one cell at time; thus Bottom-Up design. Approximately 1/3 of the Design

Transistor Level Design

Cell Z1

Cell-Base implementation

Layout Cellular Design

Final ALU Test Bench

Waveform

Project Update Completed: -15/16 Functional Logic Blocks -DFF -Superbuffer -Schmitt Trigger To be Completed -Final Floor Plan and Verification Block -Full Layout Assembly and Test May 15, 2002