An Analog Wavelet Transform CMOS Imager Chip

Slides:

Advertisements

Similar presentations

HIPPO, a Flexible Front-End Signal Processor for High-Speed Image Sensor Readout Carl Grace, Dario Gnani, Jean-Pierre Walder, and Bob Zheng June 10, 2011.

Advertisements

Wavelets Fast Multiresolution Image Querying Jacobs et.al. SIGGRAPH95.

CMOS Active Pixel Sensors: An Introduction Zeynep Dilli, Neil Goldsman, Martin Peckerar, Nibir Dhar.

COEN 180 DRAM. Dynamic Random Access Memory Dynamic: Periodically refresh information in a bit cell. Else it is lost. Small footprint: transistor + capacitor.

Data Acquisition ET 228 Chapter

Pixel-level delta-sigma ADC with optimized area and power for vertically-integrated image sensors 1 Alireza Mahmoodi and Dileepan Joseph University of.

Design and Implementation a 8 bits Pipeline Analog to Digital Converter in The Technology 0.6 μm CMOS Process Eri Prasetyo.

Current-Mode Multi-Channel Integrating ADC Electrical Engineering and Computer Science Advisor: Dr. Benjamin J. Blalock Neena Nambiar 16 st April 2009.

1/42 Changkun Park Title Dual mode RF CMOS Power Amplifier with transformer for polar transmitters March. 26, 2007 Changkun Park Wave Embedded Integrated.

ELEC692 VLSI Signal Processing Architecture Lecture 9 VLSI Architecture for Discrete Cosine Transform.

Lecture 8: Clock Distribution, PLL & DLL

Active Pixel Sensor Circuit Simple version: 3 transistors (pixel reset, source follower, access), one photodiode Not shown: Row read circuitry, a timed.

WIRELESS MODEM for 950 MHz DIGITAL COMMUNICATION Nerdev Sharma

Vector Multiplication & Color Convolution Team Members Vinay Chinta Sreenivas Patil EECC VLSI Design Projects Dr. Ken Hsu.

Real Time Image Feature Vector Generator Employing Functional Cache Memory for Edge Takuki Nakagawa, Department of Electronic Engineering The University.

ENGIN112 L26: Shift Registers November 3, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 26 Shift Registers.

1D or 2D array of photosensors can record optical images projected onto it by lens system. Individual photosensor in an imaging array is called pixel.

Objective of Lecture Discuss analog computing and the application of 1 st order operational amplifier circuits. Derive the equations that relate the output.

Project: sun tracker Idea: –Use two photodiodes to detect where the sun is –Control a motor to turn toward the sun –When sun is “half-way” between PD,

Calorimeter upgrade meeting – CERN – October 5 th 2010 Analog FE ASIC: first prototype Upgrade of the front end electronics of the LHCb calorimeter E.

Linear Algebra and Image Processing

ENG4BF3 Medical Image Processing

Last Mod: March 2014  Paul R. Godin Shift Registers Registers 1.1.

Chapter 3 Digital Logic Structures. 3-2 Transistor: Building Block of Computers Microprocessors contain millions of transistors Intel Pentium 4 (2000):

Mehdi Sadi, Italo Armenti Design of a Near Threshold Low Power DLL for Multiphase Clock Generation and Frequency Multiplication.

1 Monolithic Pixel Sensor in SOI Technology - First Test Results H. Niemiec, M. Koziel, T. Klatka, W. Kucewicz, S. Kuta, W. Machowski, M. Sapor University.

Digital Logic Structures. Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display. 3-2 Roadmap Problems Algorithms.

3V CMOS Rail to Rail Op-Amp

Readout ASIC for SiPM detector of the CTA new generation camera (ALPS) N.Fouque, R. Hermel, F. Mehrez, Sylvie Rosier-Lees LAPP (Laboratoire d’Annecy le.

Modern VLSI Design 4e: Chapter 6 Copyright  2008 Wayne Wolf Topics Memories: –ROM; –SRAM; –DRAM; –Flash. Image sensors. FPGAs. PLAs.

Basic Sequential Components CT101 – Computing Systems Organization.

A Reconfigurable Low-power High-Performance Matrix Multiplier Architecture With Borrow Parallel Counters Counters : Rong Lin SUNY at Geneseo

APS-2 Single Pixel Test 7 February 2008 V. Suntharalingam  The Pattern file to capture data from a 256x256 array was modified to address only one pixel.

A VLSI Architecture for the 2-D Discrete Wavelet Transform Zhiyu Liu Xin Zhou May 2004.

Thanushan Kugathasan, CERN Plans on ALPIDE development 02/12/2014, CERN.

Subcircuits Example subcircuits Each consists of one or more transistors. They are not used by themselves.

A Programmable Single Chip Digital Signal Processing Engine MAPLD 2005 Paul Chiang, MathStar Inc. Pius Ng, Apache Design Solutions.

Sensor testing and validation plans for Phase-1 and Ultimate IPHC_HFT 06/15/ LG1.

ASIC Activities for the PANDA GSI Peter Wieczorek.

DEFENSE EXAMINATION GEORGIA TECH ECE P. 1 Fully Parallel Learning Neural Network Chip for Real-time Control Jin Liu Advisor: Dr. Martin Brooke Dissertation.

EDA (Circuits) Overview Paul Hasler. Extent of Circuits (Analog/Digital) Analog ~ 20% of IC market since 1970 Hearing aids Automotive Biomedical Digital.

A New Class of High Performance FFTs Dr. J. Greg Nash Centar ( High Performance Embedded Computing (HPEC) Workshop.

The InGaAs IR Array of Chunghwa Telecom Laboratory Chueh-Jen Lin and Shiang-Yu Wang, Optics and Infrared Laboratory In 2006, Advanced Technology Laboratory.

Low Power, High-Throughput AD Converters

VLSI Masoumeh Ebrahimi Mismatch of MOS Transistor.

Eleuterio SpiritiILC Vertex Workshop, April On pixel sparsification architecture in 130nm STM technology ILC Vertex Workshop April 2008 Villa.

CS 450: COMPUTER GRAPHICS TRANSFORMATIONS SPRING 2015 DR. MICHAEL J. REALE.

M. TWEPP071 MAPS read-out electronics for Vertex Detectors (ILC) A low power and low signal 4 bit 50 MS/s double sampling pipelined ADC M.

ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Dr. Shi Dept. of Electrical and Computer Engineering.

November 25Asian Test Symposium 2008, Nov 24-27, Sapporo, Japan1 Sequential Circuit BIST Synthesis using Spectrum and Noise from ATPG Patterns Nitin Yogi.

VLSI SP Course 2001 台大電機吳安宇 1 Why Systolic Architecture ? H. T. Kung Carnegie-Mellon University.

Sill Torres: Pipelined SAR Pipelined SAR with Comparator-Based Switch-Capacitor Residue Amplification Pedro Henrique Köhler Marra Pinto and Frank Sill.

Implementation of LFSR Counter Using CMOS VLSI Technology.

- TMS - Temperature Monitoring System in Topix Olave Jonhatan INFN section of Turin and Politecnico P PANDA Collaboration Meeting December 9 th

End OF Column Circuits – Design Review

EE434 Jason Adams Mike Dierickx

CTA-LST meeting February 2015

VLSI Testing Lecture 5: Logic Simulation

UNIT-5 Design of CMOS Op Amps.

1st Order Op Amp Circuits

Fundamentals of Computer Science Part i2

Matrix Multiplication

ELECTRONICS II 3rd SEMESTER ELECTRICAL

A 12 bit 50 MS/s Dual Channel Time Domain Two Step ADC

Computer Architecture

A 12 bit 50 MS/s Dual Channel Time Domain Two Step ADC

Presentation transcript:

An Analog Wavelet Transform CMOS Imager Chip Adeel Abbas, Saurav Panda, Vikram Shirgur Graduate Advisor: Shantanu Chakrabartty 520.490 Analog and Digital VLSI Systems

Motivations Hardware Implementation of Image Compression Small size Reconfigurable to compute user-defined functions (e.g. Walsh Transform, Hadamard Transform) Edge detection, pattern matching

Wavelet Transform Theory Multi-resolution feature extraction Many basis functions available, Haar Wavelet implemented Haar transform is a combination of summing and difference operations

Hardware Implementation Haar Transform can be realized as a Matrix Vector Multiplication problem W (i,j) = ( ΣA(i)×P(i,j) ) × B(j) Multiply with either +1, 0 or -1 Inputs are presented in bit-serial fashion

System Architecture 16 x 24 pixel array 2 CDS stages for inner and outer products Product coefficients input through shift registers

The APS Cell Charge mode implementation Product Coefficient provided in two phases Output of all cells is dumped to a common line Charge is either dumped or extracted from output line

The APS Cell (Layout) Uses photodiode type design Susceptible to mismatches in transistor sizing Fill Factor: 60 % Dimensions: 89λ x 89λ

CDS Circuit Cascoded inverter used for high gain Phase of B(i) determines whether we connect output capacitor to CDS or Vref CDS stage 1 adds charge across columns, Stage 2 adds output of CDS circuits in stage 1

Complete Schematic

Simulation of APS And Inner Product Operating Frequency of 11KHz Photocurrent of 60pA Sequencing of 1st and 2nd stage clocks is very important Here we are multiplying by -1

Simulation Results for Outer Product (4×4) Here again we are multiplying by -1 Output valid during Hold phase of stage 2 Voltage range of 1.76V to 4.23V, with reference at nearly 3 V

Complete Layout with Pad-frame

Future work Parallel readout (currently can be used as a random-access imager) Extend for a 3 x 3 pad-frame. Would allow a resolution of around 72x72 More test pins. Currently the chip utilizes 29 pins

Questions?