Digital Kommunikationselektronik TNE027 Lecture 4 1 Finite Impulse Response (FIR) Digital Filters Digital filters are rapidly replacing classic analog.

Slides:



Advertisements
Similar presentations
Programmable FIR Filter Design
Advertisements

DSP-CIS Chapter-5: Filter Realization
1 ECE734 VLSI Arrays for Digital Signal Processing Chapter 3 Parallel and Pipelined Processing.
Distributed Arithmetic
AMI 4622 Digital Signal Processing
Digital Kommunikationselektronik TNE064 Lecture 1 1 TNE064 Digital Communication Electronics Qin-Zhong Ye ITN Linköping University
MM3FC Mathematical Modeling 3 LECTURE 3
FIR Tap Filter Optimization CE222 Final Project Spring 2003 S oleste H ilberg N icole S tarr.
MM3FC Mathematical Modeling 3 LECTURE 6 Times Weeks 7,8 & 9. Lectures : Mon,Tues,Wed 10-11am, Rm.1439 Tutorials : Thurs, 10am, Rm. ULT. Clinics : Fri,
1 Copyright © 2001, S. K. Mitra Polyphase Decomposition The Decomposition Consider an arbitrary sequence {x[n]} with a z-transform X(z) given by We can.
Digital Kommunikationselektronik TNE027 Lecture 3 1 Multiply-Accumulator (MAC) Compute Sum of Product (SOP) Linear convolution y[n] = f[n]*x[n] = Σ f[k]
Distributed Arithmetic: Implementations and Applications
VLSI DSP 2008Y.T. Hwang3-1 Chapter 3 Algorithm Representation & Iteration Bound.
Kathy Grimes. Signals Electrical Mechanical Acoustic Most real-world signals are Analog – they vary continuously over time Many Limitations with Analog.
Using Programmable Logic to Accelerate DSP Functions 1 Using Programmable Logic to Accelerate DSP Functions “An Overview“ Greg Goslin Digital Signal Processing.
GPGPU platforms GP - General Purpose computation using GPU
Digital Signals and Systems
Lecture 9: Structure for Discrete-Time System XILIANG LUO 2014/11 1.
Unit III FIR Filter Design
1 Signals & Systems Spring 2009 Week 3 Instructor: Mariam Shafqat UET Taxila.
DISCRETE-TIME SIGNALS and SYSTEMS
High Speed, Low Power FIR Digital Filter Implementation Presented by, Praveen Dongara and Rahul Bhasin.
Chapter 6 Digital Filter Structures
Digital Kommunikationselektronik TNE027 Lecture 2 1 FA x n –1 c n c n1- y n1– s n1– FA x 1 c 2 y 1 s 1 c 1 x 0 y 0 s 0 c 0 MSB positionLSB position Ripple-Carry.
Copyright © 2001, S. K. Mitra Digital Filter Structures The convolution sum description of an LTI discrete-time system be used, can in principle, to implement.
Husheng Li, UTK-EECS, Fall  Study how to implement the LTI discrete-time systems.  We first present the block diagram and signal flow graph. 
CHAPTER 6 Digital Filter Structures
 Embedded Digital Signal Processing (DSP) systems  Specification with floating-point data types  Implementation in fixed-point architectures  Precision.
ECE 448: Lab 6 DSP and FPGA Embedded Resources (Digital Downconverter)
Area: VLSI Signal Processing.
EE421, Fall 1998 Michigan Technological University Timothy J. Schulz 29-Sept, 1998EE421, Lecture 61 Lecture 6 - Sample Processing Methods l Basic building.
Z TRANSFORM AND DFT Z Transform
Hossein Sameti Department of Computer Engineering Sharif University of Technology.
1 11. Finite-Precision Effects and Pipeline Adaptive Filters  In practice, an adaptive filter is usually implemented digitally. Thus, finite-precision.
ES97H Biomedical Signal Processing
Which one? You have a vector, a[ ], of random integers, which can modern CPUs do faster and why? //find max of vector of random ints max=0; for (inda=0;
1 Today's lecture −Cascade Systems −Frequency Response −Zeros of H(z) −Significance of zeros of H(z) −Poles of H(z) −Nulling Filters.
Digital Signal Processing
1. Adaptive System Identification Configuration[2] The adaptive system identification is primarily responsible for determining a discrete estimation of.
Structures for Discrete-Time Systems
Digital Filter Structures
DEPARTMENTT OF ECE TECHNICAL QUIZ-1 AY Sub Code/Name: EC6502/Principles of digital Signal Processing Topic: Unit 1 & Unit 3 Sem/year: V/III.
Signals and Systems Lecture Filter Structure and Quantization Effects.
Chapter 6 Discrete-Time System. 2/90  Operation of discrete time system 1. Discrete time system where and are multiplier D is delay element Fig. 6-1.
ELEC692 VLSI Signal Processing Architecture Lecture 12 Numerical Strength Reduction.
EEL 5722 FPGA Design Fall 2003 Digit-Serial DSP Functions Part I.
Lecture 09b Finite Impulse Response (FIR) Filters
Analysis of Linear Time Invariant (LTI) Systems
1 Computing the output response of LTI Systems. By breaking or decomposing and representing the input signal to the LTI system into terms of a linear combination.
EENG 420 Digital Signal Processing Lecture 2.
Chapter 4 Structures for Discrete-Time System Introduction The block diagram representation of the difference equation Basic structures for IIR system.
Application of digital filter in engineering
Structures for Discrete-Time Systems
Digital Signal Processing
CEN352 Dr. Nassim Ammour King Saud University
Lecture 12 Linearity & Time-Invariance Convolution
Embedded Systems Design
By: Mohammadreza Meidnai Urmia university, Urmia, Iran Fall 2014
Digital Signal Processors
Subject Name: Digital Signal Processing Algorithms & Architecture
لجنة الهندسة الكهربائية
Lecture 4: Discrete-Time Systems
Lect5 A framework for digital filter design
UNIT V Linear Time Invariant Discrete-Time Systems
Multiplier-less Multiplication by Constants
Z TRANSFORM AND DFT Z Transform
Chapter 6 Discrete-Time System
Zhongguo Liu Biomedical Engineering
Lecture 22 IIR Filters: Feedback and H(z)
Signals and Systems Lecture 18: FIR Filters.
Presentation transcript:

Digital Kommunikationselektronik TNE027 Lecture 4 1 Finite Impulse Response (FIR) Digital Filters Digital filters are rapidly replacing classic analog filters. Programmable DSP with MAC can be used to implement digital filters. For high-bandwidth signal processing applications, FPGA technology can provide multiple MACs to achieve the desired thoughput.

Digital Kommunikationselektronik TNE027 Lecture 4 2 FIR Theory –An FIR with constant coefficient is an Linear Time-Invariant (LTI) filter. –The ouput of an FIR of order (or length) L, to an input time-series x[n], is given by a finite version of the convolution sum: y[n] = f[n]*x[n] = Σ f[k] x[n-k] where f[0]  0 through f[L-1]  0 are the filter’s L coefficients. They also correspond to the FIR’s impulse response. L-1 k=0

Digital Kommunikationselektronik TNE027 Lecture 4 3 LTI system expressed in the z-domain: Y(z) = F(z) X(z) where F(z) is the FIR’s transfer function defined in z-domain by F(z) = Σ f[k] z –k The roots of polynomial F(z) define the zeros of the filter. FIRs are also called all zero filters. k=0 L-1

Digital Kommunikationselektronik TNE027 Lecture 4 4 Direct Form FIR Filter Tapped delay line Tapped weight Fig. 3.1.

Digital Kommunikationselektronik TNE027 Lecture 4 5 FIR Filter with Transposed Structure A variation of the direct FIR model is called the transposed FIR filter. It can be constructed from the direct form FIR filter by –Exchanging the input and output –Inverting the direction of signal flow –Substituting an adder by a fork, and vice versa

Digital Kommunikationselektronik TNE027 Lecture 4 6 FIR Filter in the Transposed Structure Fig See Example 3.1: Programmable FIR Filter

Digital Kommunikationselektronik TNE027 Lecture 4 7 The direct form FIR filter needs extra pipeline registers between the adders to reduce the delay of the adder tree and to achieve high throughput. The FIR filter with transposed structure has registers between the adders and can achieve high throughput without adding any extra pineline registers. Comparison of the two forms of the FIR filter

Digital Kommunikationselektronik TNE027 Lecture 4 8 Symmetry in FIR Filters Define the center point of an odd-order FIR’s impulse response as the 0 th sample: F(z) = Σ f[k] z –k (An even-order FIR can be similarly defined.) Linear-phase FIR filter –Linear-phase is achieved if the filter is symmetric or antisymmetric. See Table 3.1. k=(L-1)/2 k=-(L-1)/2

Digital Kommunikationselektronik TNE027 Lecture 4 9 Fig L’ = L/2, where L is an even number. Linear-phase even-order filter with reduced number of multipliers f[L’-1]f[L’-2]

Digital Kommunikationselektronik TNE027 Lecture 4 10 Constant Coefficient FIR Design There are only a few applications, e.g., adaptive filters, where we need a general programmable filter. In many applications, the filters are Linear Time Invariant (LTI) and the coefficients do not change over time. The hardware effort can be reduced for constant coefficient FIR.

Digital Kommunikationselektronik TNE027 Lecture 4 11 Direct FIR implementation In a practical situation, the FIR coefficients are obtained from a computer design tool and presented to the designer as floating point numbers. The performance of a fixed-point FIR, based on the floating-point coefficients, should be verified using simulation or algebraic analysis to ensure that design specifications remain satisfied.

Digital Kommunikationselektronik TNE027 Lecture 4 12 Dynamic range overflow should be avoided. The worst-case dynamic range growth G of an L th - order FIR is G  log 2 ( Σ |f[k]|) See Example 3.2: Four-tap direct FIR filter. L-1 k=0

Digital Kommunikationselektronik TNE027 Lecture 4 13 Improve the direct FIR design 1.Realize each filter coefficient with an optimal CSD code. 2.Increase effective multiplier speed by pipelining. 3.For FIR with symmetric coefficients, the number of multipliers can be reduced. See Table 3.3 and Example 3.3.

Digital Kommunikationselektronik TNE027 Lecture 4 14 Rephasing pipelined multiplier in FIR filter Add a positive delay f[n]=z d f[n] z -d

Digital Kommunikationselektronik TNE027 Lecture 4 15 FIR Filter with Transposed Structure If the transposed filter has constant coefficients, two improved designs should be considered: –Multiple use of the repeated coefficients using the reduced adder graph (RAG) algorithm –Pipeline adders

Digital Kommunikationselektronik TNE027 Lecture 4 16 Reduced Adder Graph Algorithm 3.4: Reduced Adder Graph a)Remove the sign of the coefficient. b)Remove all coefficients and factors that are a power of two. c)Realize all cost “1” coefficients. d)Use cost “1” coefficients in building the multiplier of higher cost. (Use Table 2.3.) See Example 3.5.

Digital Kommunikationselektronik TNE027 Lecture 4 17 Reduced Adder Graph for F6 Half-band Filter Fig Realization of F6 using RAG algorithm

Digital Kommunikationselektronik TNE027 Lecture 4 18 FIR Filter Using Distributed Arithmetic Distributed Arithmetic Using Logic Cells See Example 3.6: Distributed Arithmetic Filter as State Machine. –Logic cells are used to implement small look- up tables for low-order filters. –The outputs of a collection of low-order filters can be added together to define the output of a high-order FIR. See Example 3.7: Five-input DA Table.

Digital Kommunikationselektronik TNE027 Lecture 4 19 DA Using Embedded Array Blocks –It is not economical to use the 2-kbit EABs for a short FIR filter, mainly because the number of available EABs is limited. –The maximum registered speed of an EAB is 76 MHz, and an LC table implementation may be faster for a short FIR filter. –For long filters, EABs have registered throughput at a constant 76 MHz and routing effort is reduced. See Example 3.8: Distributed Arithmetic Filter using EABs.

Digital Kommunikationselektronik TNE027 Lecture 4 20 Fig. 3.16: Parallel implementation of a distributed arithmetic FIR filter Example 3.10: Loop Unrolling for DA FIR Filter