Ksjp, 7/01 MEMS Design & Fab IC/MEMS Fabrication - Outline Fabrication overview Materials Wafer fabrication The Cycle: Deposition Lithography Etching.

Slides:



Advertisements
Similar presentations
MICROELECTROMECHANICAL SYSTEMS ( MEMS )
Advertisements

2.008 Design & Manufacturing
FABRICATION PROCESSES
Course: Analog Circuit Design Time schedule: Tu We Th Office hours: Tu Exams: Feb. (2), Jun.-Jul. (2), Sep.
Lecture 0: Introduction
Chapter 2 Modern CMOS technology
For the exclusive use of adopters of the book Introduction to Microelectronic Fabrication, Second Edition by Richard C. Jaeger. ISBN © 2002.
VLSI Design Lecture 2: Basic Fabrication Steps and Layout
1 Microelectronics Processing Course - J. Salzman - Jan Microelectronics Processing Oxidation.
Introduction to CMOS VLSI Design Lecture 0: Introduction
IC Fabrication and Micromachines
The Physical Structure (NMOS)
Process integration
The Deposition Process

INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #5.
Thin Film Deposition Prof. Dr. Ir. Djoko Hartanto MSc
MEMs Fabrication Alek Mintz 22 April 2015 Abstract
Device Fabrication Example
Introduction Integrated circuits: many transistors on one chip.
Surface micromachining
Top Down Method Etch Processes
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #7. Etching  Introduction  Etching  Wet Etching  Dry Etching  Plasma Etching  Wet vs. Dry Etching  Physical.
ES 176/276 – Section # 2 – 09/19/2011 Brief Overview from Section #1 MEMS = MicroElectroMechanical Systems Micron-scale devices which transduce an environmental.
Z. Feng VLSI Design 1.1 VLSI Design MOSFET Zhuo Feng.
McGill Nanotools Microfabrication Processes
MEMS Class 3 Fabrication Processes for MEMS Mohammad Kilani
CS/EE 6710 CMOS Processing. N-type Transistor + - i electrons Vds +Vgs S G D.
Lecture 12.0 Deposition. Materials Deposited Dielectrics –SiO2, BSG Metals –W, Cu, Al Semiconductors –Poly silicon (doped) Barrier Layers –Nitrides (TaN,
Fabrication of Active Matrix (STEM) Detectors
Nano/Micro Electro-Mechanical Systems (N/MEMS) Osama O. Awadelkarim Jefferson Science Fellow and Science Advisor U. S. Department of State & Professor.
Lecture 0: Introduction. CMOS VLSI Design 4th Ed. 0: Introduction2 Introduction  Integrated circuits: many transistors on one chip.  Very Large Scale.
1. A clean single crystal silicon (Si) wafer which is doped n-type (ColumnV elements of the periodic table). MOS devices are typically fabricated on a,
SEMINAR ON IC FABRICATION MD.ASLAM ADM NO:05-125,ETC/2008.
Chapter Extra-2 Micro-fabrication process
SEMINAR PRESENTATION ON IC FABRICATION PROCESS
Introduction to CMOS VLSI Design CMOS Fabrication and Layout Harris, 2004 Updated by Li Chen, 2010.
ISAT 436 Micro-/Nanofabrication and Applications
Top Down Manufacturing
Top Down Method Etch Processes
Introduction EE1411 Manufacturing Process. EE1412 What is a Semiconductor? Low resistivity => “conductor” High resistivity => “insulator” Intermediate.
Spencer/Ghausi, Introduction to Electronic Circuit Design, 1e, ©2003, Pearson Education, Inc. Chapter 3, slide 1 Introduction to Electronic Circuit Design.
IC Processing. Initial Steps: Forming an active region Si 3 N 4 is etched away using an F-plasma: Si3dN4 + 12F → 3SiF 4 + 2N 2 Or removed in hot.
ISAT 436 Micro-/Nanofabrication and Applications Photolithography David J. Lawrence Spring 2004.
©2008 R. Gupta, UCSD COSMOS Summer 2008 Chips and Chip Making Rajesh K. Gupta Computer Science and Engineering University of California, San Diego.
MEMS devices: How do we make them? Sandia MEMS Gear chain Hinge Gear within a gear A mechanism.
CMOS VLSI Fabrication.
CMOS FABRICATION.
Thin Film Deposition. Types of Thin Films Used in Semiconductor Processing Thermal Oxides Dielectric Layers Epitaxial Layers Polycrystalline Silicon Metal.
Lecture 24, Slide 1EECS40, Spring 2004Prof. Sanders Lecture #24 OUTLINE Modern IC Fabrication Technology –Doping –Oxidation –Thin-film deposition –Lithography.
Process integration Wafer selection active role for the wafer ? passive role ? –thermal conductivity –optical transparency –flat,
Top Down Method The Deposition Process Author’s Note: Significant portions of this work have been reproduced and/or adapted with permission from material.
(Chapters 29 & 30; good to refresh 20 & 21, too)
Micro Electro Mechanical Systems (MEMS) Device Fabrication
1 Device Fabrication And Diffusion Overview 5 and 8 February 2016 Silicon Wafer Production-Refer to Chapter “0” Prologue Raw material ― Polysilicon nuggets.
CMOS VLSI Design Lecture 2: Fabrication & Layout
Microfabrication for fluidics, basics and silicon
1. Introduction. Diseño de Circuitos Digitales para Comunicaciones Introduction Integrated circuits: many transistors on one chip. Very Large Scale Integration.
Process integration 1: cleaning, sheet resistance and resistors, thermal budget, front end
서강대학교 기계공학과 최범규(Choi, Bumkyoo)
Top Down Method The Deposition Process
CMOS Fabrication CMOS transistors are fabricated on silicon wafer
Lecture 4 Fundamentals of Multiscale Fabrication
MEMS, Fabrication Cody Laudenbach.
Silicon Wafer cm (5’’- 8’’) mm
Process flow part 2 Develop a basic-level process flow for creating a simple MEMS device State and explain the principles involved in attaining good mask.
Chapter 1.
Thermal oxidation Growth Rate
CSE 87 Fall 2007 Chips and Chip Making
Basic Planar Process 1. Silicon wafer (substrate) preparation
Presentation transcript:

ksjp, 7/01 MEMS Design & Fab IC/MEMS Fabrication - Outline Fabrication overview Materials Wafer fabrication The Cycle: Deposition Lithography Etching

ksjp, 7/01 MEMS Design & Fab Fabrication IC Fabrication Deposition Spin Casting PVD – physical vapor deposition CVD – chemical vapor deposition Lithography Removal Wet etching Plasma etching Bulk Micromachining Surface Micromachining MUMPS DRIE – deep reactive ion etch

ksjp, 7/01 MEMS Design & Fab Materials Single crystal silicon – SCS Anisotropic crystal Semiconductor, great heat conductor Polycrystalline silicon – polysilicon Mostly isotropic material Semiconductor Silicon dioxide – SiO 2 Excellent thermal and electrical insulator Thermal oxide, LTO, PSG: different names for different deposition conditions and methods Silicon nitride – Si 3 N 4 Excellent electrical insulator Aluminum – Al Metal – excellent thermal and electrical conductor

ksjp, 7/01 MEMS Design & Fab Silicon properties Semiconductor Electrical conductivity varies over ~8 orders of magnitude depending on impurity concentration (from ppb to ~1%) N-type and P-type dopants both give linear conduction, but from fundamentally different mechanisms N-type touching P-type forms a diode Cubic crystal Diamond lattice Anisotropic mechanical properties

ksjp, 7/01 MEMS Design & Fab Diamond Lattice

ksjp, 7/01 MEMS Design & Fab Periodic Table

ksjp, 7/01 MEMS Design & Fab Band Structure of Electron Energies n/scen103/99s/clas0416.html n/scen103/99s/clas0416.html Bohr atom, Pauli exclusion principle (not exactly right, but gives some intuition)

ksjp, 7/01 MEMS Design & Fab Band structure of Semiconductors

ksjp, 7/01 MEMS Design & Fab Conductors, insulators, semiconductors

ksjp, 7/01 MEMS Design & Fab Doping semiconductors Two different types of conduction Electrons (negative, N-type) Holes (positive, P-type) - o - - -

ksjp, 7/01 MEMS Design & Fab Diodes NPNP V+ V- V+ Tiny current ~pA Current exponentially dependent on voltage pA to kA in ~1V

ksjp, 7/01 MEMS Design & Fab Silicon wafer fabrication Taken from

ksjp, 7/01 MEMS Design & Fab Silicon wafer fabrication – slicing and polishing Taken from

ksjp, 7/01 MEMS Design & Fab Process Flow Integrated Circuits and MEMS identical Process comlexity/yield related to # trips through central loop DepositionLithographyEtch Wafers Chips

ksjp, 7/01 MEMS Design & Fab Deposition Issues - Compatibility Thermal compatibility Thermal oxidation and LPCVD films are mutually compatible Thermal oxidation and LPCVD are not compatible with polymers (melting/burning) and most metals (eutectic formation, diffusion, furnace contamination) Topographic compatibilitiy Can not spin-cast over large step heights Distributed-source deposition over deep trenches leaves keyholes

ksjp, 7/01 MEMS Design & Fab Deposition Issues - Conformality A conformal coating covers all surfaces to a uniform depth A planarizing coating tends to reduce the vertical step height of the cross-section A non-conformal coating deposits more on top surfaces than bottom and/or side surfaces Conformal Planarizing Non-conformal

ksjp, 7/01 MEMS Design & Fab Etching Issues - Anisotropy Isotropic etchants etch at the same rate in every direction Isotropic An-isotropic mask

ksjp, 7/01 MEMS Design & Fab Etching Issues - Selectivity Selectivity is the ratio of the etch rate of the target material being etched to the etch rate of other materials Chemical etches are generally more selective than plasma etches Selectivity to masking material and to etch- stop is important Mask target Etch stop

ksjp, 7/01 MEMS Design & Fab Spin Casting Viscous liquid is poured on center of wafer Wafer spins at RPM for ~30s Baked on hotplates C for s Application of etchants and solvents, rinsing Deposition of polymers, sol-gel precursors

ksjp, 7/01 MEMS Design & Fab Physical Vapor Deposition - Evaporation Evaporated metals in a tungsten crucible Aluminum, gold Evaporated metals and dielectrics by electron-beam Refractory metals (e.g. tungsten) Dielectrices (e.g. SiO2) Typically line-of-sight deposition Very high-vacuum required to prevent oxidation of e.g. aluminum

ksjp, 7/01 MEMS Design & Fab Physical Vapor Deposition - Sputtering Sputtered metals and dielectrics Argon plasma sputters material (small #s of atoms) off target Ejected material takes ballistic path to wafers Typically line-of-sight from a distributed source Requires high vacuum depending on material

ksjp, 7/01 MEMS Design & Fab Thermal Oxidation Silicon is consumed as the silicon dioxide is grown. Growth occurs in oxygen and/or steam at C. ~2um films are maximum practical Silicon O2O2 SiO 2

ksjp, 7/01 MEMS Design & Fab Thermal Oxidation Oxidation can be masked with silicon nitride, which prevents O 2 diffusion Silicon SiO 2 Silicon nitride

ksjp, 7/01 MEMS Design & Fab Chemical Vapor Deposition Gases dissociate on surfaces at high temperature Typically done at low pressure (LPCVD) rather than atmospheric (APCVD) LPCVD pressures around 300mT (0.05% atmosphere) Moderate Temperatures 450 SiO polysilicon 800 Si x N y Very dangerous gases Silane: SiH4 Arsine, phosphine, diborane: AsH 3, PH 3, B 2 H 6

ksjp, 7/01 MEMS Design & Fab LPCVD Systems

ksjp, 7/01 MEMS Design & Fab Wet etching Extremely selective Typically isotropic Not widely used

ksjp, 7/01 MEMS Design & Fab Plasma Etching

ksjp, 7/01 MEMS Design & Fab Plasma Etching

ksjp, 7/01 MEMS Design & Fab Plasma Etchers

ksjp, 7/01 MEMS Design & Fab

ksjp, 7/01 MEMS Design & Fab LAVA/SAMPLE2D –

ksjp, 7/01 MEMS Design & Fab Line-of-sight deposition

ksjp, 7/01 MEMS Design & Fab Step coverage problems Re-entrant sidewall angles cause discontinuity in metal lines

ksjp, 7/01 MEMS Design & Fab Hemispherical source improves step coverage

ksjp, 7/01 MEMS Design & Fab But isn’t perfect - Keyhole effect Hemispherical/Isotropic deposition

ksjp, 7/01 MEMS Design & Fab Etching simulation

ksjp, 7/01 MEMS Design & Fab Summary Conformality of deposition is critical LPCVD and thermal oxidation temperatures limit the materials that can be used Selectivity of etchants is important Anisotropy of etchants is important