Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania 18042 ECE 313 - Computer Organization Lecture 23 - Course.

Slides:



Advertisements
Similar presentations
Syllabus Instructor: Dr. Wesam Ashour
Advertisements

Lecture Objectives: 1)Define pipelining 2)Calculate the speedup achieved by pipelining for a given number of instructions. 3)Define how pipelining improves.
ECE 15B Computer Organization Spring 2010 Dmitri Strukov Lecture 2: Overview of Computer Organization Partially adapted from Computer Organization and.
Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania ECE Computer Organization Pipelined Processor.
Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania ECE Computer Organization Lecture 19 - Pipelined.
Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania ECE Computer Organization Lecture 14 - Multi-Cycle.
Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania ECE Computer Organization Lecture 20 - Memory.
Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania ECE Computer Organization Lecture 18 - Pipelined.
Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania Computer Organization Pipelined Processor Design 1.
Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania ECE Computer Organization Lecture 22 - Input/Output.
Lec 17 Nov 2 Chapter 4 – CPU design data path design control logic design single-cycle CPU performance limitations of single cycle CPU multi-cycle CPU.
CSCE 212 Quiz 9 – 3/30/11 1.What is the clock cycle time based on for single-cycle and for pipelining? 2.What two actions can be done to resolve data hazards?
CPEN Digital System Design Chapter 10 – Instruction SET Architecture (ISA) © Logic and Computer Design Fundamentals, 4 rd Ed., Mano Prentice Hall.
Lecture 16: Basic CPU Design
1 Lecture 14: FSM and Basic CPU Design Today’s topics:  Finite state machines  Single-cycle CPU Reminder: midterm on Tue 10/24  will cover Chapters.
Shift Instructions (1/4)
Inst.eecs.berkeley.edu/~cs61c UCB CS61C : Machine Structures Lecture 25 CPU design (of a single-cycle CPU) Intel is prototyping circuits that.
Computer Organization Lecture Set – 06 Chapter 6 Huei-Yung Lin.
ECE 4436ECE 5367 ISA I. ECE 4436ECE 5367 CPU = Seconds= Instructions x Cycles x Seconds Time Program Program Instruction Cycle CPU = Seconds= Instructions.
Processor I CPSC 321 Andreas Klappenecker. Midterm 1 Thursday, October 7, during the regular class time Covers all material up to that point History MIPS.
Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania ECE Computer Organization Memory Hierarchy 2.
Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania ECE Computer Organization Lecture 17 - Pipelined.
The Processor Andreas Klappenecker CPSC321 Computer Architecture.
Lecture 24: CPU Design Today’s topic –Multi-Cycle ALU –Introduction to Pipelining 1.
An Introduction Chapter Chapter 1 Introduction2 Computer Systems  Programmable machines  Hardware + Software (program) HardwareProgram.
Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania ECE Computer Organization Multi-Cycle Processor.
COSC 3430 L08 Basic MIPS Architecture.1 COSC 3430 Computer Architecture Lecture 08 Processors Single cycle Datapath PH 3: Sections
Lecture 9. MIPS Processor Design – Instruction Fetch Prof. Taeweon Suh Computer Science Education Korea University 2010 R&E Computer System Education &
32-bit Pipelined RISC Processor Group 1 aka “Go Us” Alice Wang Ann Ho Jason Fong CS m152b TA: Young Cho Lab section 1.
Chapter 2 Summary Classification of architectures Features that are relatively independent of instruction sets “Different” Processors –DSP and media processors.
CS1104 – Computer Organization PART 2: Computer Architecture Lecture 12 Overview and Concluding Remarks.
Lec 15Systems Architecture1 Systems Architecture Lecture 15: A Simple Implementation of MIPS Jeremy R. Johnson Anatole D. Ruslanov William M. Mongan Some.
CSE 340 Computer Architecture Summer 2014 Basic MIPS Pipelining Review.
Computer Organization CS224 Fall 2012 Lesson 22. The Big Picture  The Five Classic Components of a Computer  Chapter 4 Topic: Processor Design Control.
Computer Architecture CPSC 350
EECS 322: Computer Architecture
ECE 445 – Computer Organization
Computer Architecture Souad MEDDEB
1  1998 Morgan Kaufmann Publishers Where we are headed Performance issues (Chapter 2) vocabulary and motivation A specific instruction set architecture.
Computer Architecture Lecture 9 MIPS ALU and Data Paths Ralph Grishman Oct NYU.
Lecture 17 Final Review Prof. Mike Schulte Computer Architecture ECE 201.
DR. SIMING LIU SPRING 2016 COMPUTER SCIENCE AND ENGINEERING UNIVERSITY OF NEVADA, RENO CS 219 Computer Organization.
Simple ALU How to perform this C language integer operation in the computer C=A+B; ? The arithmetic/logic unit (ALU) of a processor performs integer arithmetic.
Exam 2 Review Two’s Complement Arithmetic Ripple carry ALU logic and performance Look-ahead techniques, performance and equations Basic multiplication.
Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania ECE Computer Organization Lecture 16 - Multi-Cycle.
1  1998 Morgan Kaufmann Publishers Simple Implementation Include the functional units we need for each instruction Why do we need this stuff?
Gary MarsdenSlide 1University of Cape Town Computer Architecture – Introduction Andrew Hutchinson & Gary Marsden (me) ( ) September 2003.
Page 1 Computer Architecture and Organization 55:035 Final Exam Review Spring 2011.
EECS 370 Discussion 1 Calvin and Hobbes by Bill Watterson.
1 Lecture 20: OOO, Memory Hierarchy Today’s topics:  Out-of-order execution  Cache basics.
CS2100 Computer Organization
Morgan Kaufmann Publishers
Lecture: Pipelining Basics
Exam 2 Review Two’s Complement Arithmetic Ripple carry ALU logic and performance Look-ahead techniques, performance and equations Basic multiplication.
Morgan Kaufmann Publishers
Processor (I).
CS/COE0447 Computer Organization & Assembly Language
Computer Architecture CSCE 350
T Computer Architecture, Autumn 2005
Morgan Kaufmann Publishers The Processor
Rocky K. C. Chang 6 November 2017
The Processor Lecture 3.1: Introduction & Logic Design Conventions
Guest Lecturer TA: Shreyas Chand
Lecture 20: OOO, Memory Hierarchy
CS455/CpE 442 Intro. To Computer Architecure
COMP541 Datapaths I Montek Singh Mar 18, 2010.
COMS 361 Computer Organization
Course Outline for Computer Architecture
CS/COE0447 Computer Organization & Assembly Language
Presentation transcript:

Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania ECE Computer Organization Lecture 23 - Course Review December 5, 2003

ECE 313 Fall 2003Lecture 23 - Review2 Solution - Exercise 6.1  Clock cycle time for single cycle implementation:  10ns (was 8ns)  Single-cycle completes 1 instruction / cycle  10ns / instruction  Clock cycle for time pipelined implementation:  4ns (was 2ns)  Pipelined implementation completes 1 instruction / cycle  4ns / instruction  Speedup = 10ns / 4ns = 2.5

ECE 313 Fall 2003Lecture 23 - Review3 Solution - Exercise 6.2 Forward to lower input of EX

ECE 313 Fall 2003Lecture 23 - Review4 Solution - Exercise 6.4  Dependencies add $2, $5, $4 add $4, $2, $5 sw $5, 100($2) add $3, $2, $4  All dependencies can be resolved via forwarding  Reminder: load-use can’t be resolved with forwarding (stall required): lw $6, $8, $9 add $10, $6, $7

ECE 313 Fall 2003Lecture 23 - Review5 Solution - Exercise 6.8

ECE 313 Fall 2003Lecture 23 - Review6 Solution - Exercise Hit / Miss Ref Address in Cache Block 15 MISS MISS 17 MISS 19 MISS 56MISS 9 11 MISS 4 43 HIT MISS 6 HIT References Cache Contents

ECE 313 Fall 2003Lecture 23 - Review7 Solution - Exercise 7.9  Each block contains:  4 32-bit words  1 16-bit tag  1 Valid bit  Times 4096 blocks  593,920 bits  74,240 bytes

ECE 313 Fall 2003Lecture 23 - Review8 Solution - Exercise 7.15  Average Memory Access Time = Hit Time + Miss Rate X Miss Penalty  Information Given:  2ns clock period  1 cycle access time on hit  20 cycle access time on miss  Miss rate: 0.05 misses per instruction  Solution:  AMAT = 2ns X 40ns = 4ns

ECE 313 Fall 2003Lecture 23 - Review9 Roadmap for the term: major topics  Overview / Abstractions and Technology  Performance  Instruction sets  Logic & arithmetic  Processor Implementation  Single-cycle implemenatation  Multicycle implementation  Pipelined Implementation  Memory systems  Input/Output

ECE 313 Fall 2003Lecture 23 - Review10 Course Review: Important Topics  Chapter 1 - Computer Abstractions and Technology  The 5 basic components of a computer system  Technology Trends  Chapter 2: Performance  Defining performance as execution time  Basic Metrics Execution time Number of instructions / program Number of cycles / program Cycles / instruction  The performance equation and simple calculations

ECE 313 Fall 2003Lecture 23 - Review11 Course Review: Important Topics (cont'd)  Chapter 3 - Instruction Sets  Principles of Instruction Set Design  Details of MIPS Instruction Set Instruction Formats (R-Type, I-Type, J-Type) Specific Instructions  Chapter 4: Logic & Arithmetic  Number Representations  Adder Design: Basic design, carry lookahead, subtraction  Logical Operations  ALU Design  Multiplication & Division  Floating Point

ECE 313 Fall 2003Lecture 23 - Review12 Course Review: Important Topics (cont'd)  Chapter 5 - Basic Processor Design  Single-Cycle Processor Implementation  Multi-Cycle Processor Implementation Basic Implementation Microprogramming  Chapter 6: Pipelined Design  Pipelined Datatpath  Pipelined Control  Forwarding  Hazards and Stalls

ECE 313 Fall 2003Lecture 23 - Review13 Course Review: Important Topics (cont'd)  Chapter 7: Memory Systems  Memory Technology  Caches  Virtual Memory  Chapter 8: Input / Output  I/O Devices and characteristics  Disk Characteristics  Buses  Interfacing  Verilog  Combinational, sequential, and structural circuits

ECE 313 Fall 2003Lecture 23 - Review14 Possible Exam Problems...  Design Problems - add instruction or feature to...  Multicycle Processor Design  Pipelined Processor Design  Intermediate Problems  Performance  MIPS Assembly / Machine Language  Arithmetic / Logic / ALU Design ; Floating Point  Pipelining  Memory systems / caches  Verilog  Short Answer ("concept") problems - all topics