22 nd IEEE VLSI Test Symposium (VTS 2004) Napa Valley, CA.

Slides:

Advertisements

Similar presentations

18 July 2001 Work In Progress – Not for Publication 2001 ITRS Test Chapter ITRS Test ITWG Mike Rodgers Don Edenfeld.

Advertisements

Key Trends High frequency serial interface data rate is scaling significantly faster than tester capability to test them High frequency (analog and digital)

D A T A S H E E T supportnet.mentor.com Mentor Premium Support PIVOT Xpedition PCB Service PIVOT Xpedition PCB Service is a fast, effective way to getting.

Kharagpur Section Dr. Prabodh Bajpai Section Chair 2013.

Computer Measurement Group, India 1 COMPUTER MEASUREMENT GROUP INDIA CMG India 2 nd Hyderabad Event – 4 th July

Robust Low Power VLSI ECE 7502 S2015 Burn-in/Stress Test for Reliability: Reducing burn-in time through high-voltage stress test and Weibull statistical.

Copyright 2001, Agrawal & BushnellDay-1 AM Lecture 11 Design for Testability Theory and Practice January 15 – 17, 2005 Vishwani D. Agrawal James J. Danaher.

1 Sources of Component Failures On-Die Temperature variations SEU - soft errors Parametric variations Random Defects random defects parametric variations.

Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 11 Lecture 1 Introduction n VLSI realization process n Verification and test n Ideal and real tests.

Welcome to IWQoS 2006 June , 2006 New Haven, CT

Laboratory of Reliable Computing Department of Electrical Engineering National Tsing Hua University Hsinchu, Taiwan Delay Defect Characteristics and Testing.

Copyright 2001, Agrawal & BushnellDay-1 AM-1 Lecture 11 Testing Analog & Digital Products Dr. Vishwani D. Agrawal James J. Danaher Professor of Electrical.

ECE 7502 Class Discussion Seyi Ayorinde Tuesday, February 3rd, 2015

ESREF 2015 chairs Marise BAFLEUR, LAAS-CNRS (F) Philippe PERDU, CNES (F)

EE 587 SoC Design & Test Partha Pande School of EECS Washington State University

Robust Low Power VLSI Selecting the Right Conference for the BSN FIR Filter Paper Alicia Klinefelter November 13, 2011.

© 2005 Virage Logic Corporation – COMPANY CONFIDENTIAL Slide 1 EDAC Panel: Shaking Things Up in the Electronic Design Business Dr. Alex Shubat, Co-Founder,

ECEn 191 – New Student Seminar - Session 5: Integrated Circuits Integrated Circuits ECEn 191 New Student Seminar.

Database Special Interest Group September 14, 2003.

Technologies for integrating high- mobility compound semiconductors on silicon for advanced CMOS VLSI Han Yu ELEC5070.

BS Test & Measurement Technique for Modern Semi-con devices & PCBAs.

IMAPS POLAND The 26-th International Conference of International Microelectronics and Packaging Society – Poland Chapter Warshaw, Sept

Region 10 Chapters Meeting - Update of Singapore Chapter (Dec 2007 – Nov 2008) Yong-Ping Xu.

Presenter: Hong-Wei Zhuang On-Chip SOC Test Platform Design Based on IEEE 1500 Standard Very Large Scale Integration (VLSI) Systems, IEEE Transactions.

ATPG - test pattern generation process 1. Target faults 2. Generate test cube: 1-5% 3. Random fill: 99-95% 4. Stimuli on ATE 5. Response on ATE.

1 What Computer Society and TTTC provide to a sponsored technical event.

ISPRS Commission VI Symposium E-LEARNING AND THE NEXT STEPS FOR EDUCATION June 27-30, 2006 ORGANIZING COMMITTEE October 28-30, 2002 ＊＊＊＊ホテルアドレス Organized.

Membership Services RCCC Presentation June 2006 Harvey A. Freeman VP Membership Services.

1 ITRS Design TWG Test Column Draft 1 Feb. 4, 2001.

Introduction Anne Nortcliffe. Welcome and Thank You #SHUplacement Challenge Cards – to gain the best of the day Quality Placements Practice Toolkit Blog.

2 nd Annual Babcock/Eno River Capital Elevator Competition March 31, 2001 Michael McCorquodale, Chief Executive Officer Mobius Integrated Systems Corporation.

Awards Reception IEEE Computer Society is proud to be a c0-sponsor of the IEEE International Test Conference. IEEE Computer Society is proud to.

2003 NA-RCCC Workshop on Growing a Successful Chapter New Jersey Coast Section One of the three IEEE Sections in New Jersey. One of the three IEEE Sections.

IEEE Central Texas Section CEDA Chapter CEDA Chapter l The petition to form the CEDA chapter was submitted on Dec, 31, 2011 and the chapter was approved.

Robust Low Power VLSI ECE 7502 S2015 Minimum Supply Voltage and Very- Low-Voltage Testing ECE 7502 Class Discussion Elena Weinberg Thursday, April 16,

Built-In Self-Test/Self-Diagnosis for RAMs

Annual Review Meeting Lviv, Ukraine, February 14-15, 2003 REASON (IST ) First Annual Report Workpackage 03 Raimund Ubar Tallinn Technical University.

TC Vision The technical committees of the CPMT should serve as a forum to catalyze innovation amongst the membership resulting in the commercialization.

Technical Committee Member Volunteer Training Module June 2009.

Technical Activities and Conferences J. Roberto B. de Marca IEEE Vice President – Technical Activities 25 July 2008, IEEE Panel of Conference Organizers.

EE141 © Digital Integrated Circuits 2nd Introduction 1 Principle of CMOS VLSI Design Introduction Adapted from Digital Integrated, Copyright 2003 Prentice.

March 2005 Baltimore Training Introduction to IEEE March 19, 2005 HEM Baltimore Section Officer Training Jeff Friedhoffer.

D E P A R T M E N T O F COMPUTER SCIENCE AND SYSTEMS ANALYSIS SCHOOL OF ENGINEERING & APPLIED SCIENCE O X F O R D O H MIAMI UNIVERSITY D E P A R T M E.

IEEE Computer Society Nita Patel VP, Membership and Geographic Activities The community for technology leaders.

IEEE Central Texas Section Fall Planning Meeting IEEE Central Texas Section Fall Planning Meeting February 6, 2010 San Marcos, TX CPMT-Chapter in Austin.

IEEE SSCS TAINAN CHAPTER 2008 ANNUAL REPORT Chua-Chin Wang Nov. 03, 2008.

ELEC 7950 – VLSI Design and Test Seminar

Submission Deadline: January 4, 2017 The 18th annual IEEE Wireless and Microwave Technology Conference (WAMICON 2017) will be held in Cocoa Beach, Florida.

EE588 : Semiconductor Manufacturing Equipment and Systems Course Introduction Dr. Stephen Daniels Dublin City University.

I N V E N T I V EI N V E N T I V E Can innovations in Test serve as a beacon of light in a dark economy? Sanjiv Taneja VP and GM, Encounter Test.

EE141 © Digital Integrated Circuits 2nd Introduction 1 EE4271 VLSI Design Dr. Shiyan Hu Office: EERC 731 Adapted and modified from Digital.

Taipei Chapter Activity Report

Status Update of IEEE CS Test Technology Technical Council

City Skyline Gardens by the Bay Food Paradise MBS infinity pool

JMP Yield Application Using JMP’s rich graphical capabilities, customizable JSL code, and ODBC database connectivity to build a yield analysis application.

Build Your Brand as an Emerging Leader

Developing the wind energy market in Vietnam by means of training and education Dr. Ronny Timmreck leXsolar, Germany, Chief Executive Officer.

SCV Corporate Liaison Case Study:

IEEE 2018 Emerging Technologies Reliability Roundtable

ASP-DAC 2015 TPC Naehyuck Chang ASP-DAC 2015 Technical Program Chair

Brief Knowledge Sharing: 2011 R10 Distinguished Small Section Award

The United Nations’ Legal Identity Agenda: Fulfilling the promise to Leave No One Behind Presented by, Kristen Wenz, Focal Point for the UN Legal Identity.

DATE 2014 Venue: Dreseden, Germany Date: March 24 – 28, 2014

CAM2018 DIGITAL DISRUPTION FOR INNOVATING SHARED VALUES

ASP-DAC 2015 SC/OC Meeting TPC Report for ASP-DAC 2016

2019 Gas-Lift Workshop Chair: Steven Freeman, Shell Oil Company

Seminar Tittles 1-Modeling and Optimization of soft-error reliability of Sequential circuits. 2-Statistical Estimation of Sequential Circuit Activities.

For more information or to nominate papers, exhibits, etc., contact:

HETiA is Greece’s alliance of highly innovative industrial and academic performers, promoting digital technology proliferation and entrepreneurship in.

Presentation transcript:

22 nd IEEE VLSI Test Symposium (VTS 2004) Napa Valley, CA

Welcome Message André Ivanov General Chair

Keynote Address Ulrich Seif Senior VP & Chief Information Officer National Semiconductor

Program Introduction Irith Pomeranz Program Chair

The VTS Contents Technical Paper Sessions Technical Paper Sessions Special Sessions Special Sessions Innovative Practices Track Innovative Practices Track

Technical Paper Selection Expert reviewers recommended by the program committee Expert reviewers recommended by the program committee At least three reviews for every submitted paper At least three reviews for every submitted paper Multi-site program committee meeting (Fremont, CA; Princeton, NJ; Stuttgart, Germany) Multi-site program committee meeting (Fremont, CA; Princeton, NJ; Stuttgart, Germany)

Thanks 38 program committee members 38 program committee members 13 organizing committee member 13 organizing committee member 7 steering committee members 7 steering committee members 237 reviewers 237 reviewers 747 reviews 747 reviews

Special Thanks Program committee members Program committee members Hans Manhaeve Hans Manhaeve Subhasish Mitra Subhasish Mitra Sudhakar Reddy Sudhakar Reddy Organizing committee members Organizing committee members Pritha Roy Pritha Roy Burnie West Burnie West

Technical Paper Sessions Test Data Compression & Low-Speed ATE Memory Testing I,IIIssues in Reliability Logic BIST MEMs Testing and FPGA Testing Wireless and System Testing Current Based Testing SoC Testing Pattern Debug, Yield Analysis and FPGA Testing Low-Voltage and Thermal Testing Defect-Oriented Testing Defect Analysis and Fault Simulation DelayTesting Analog Testing I,II,III

IP Track Silicon Debug and Diagnosis Silicon Debug and Diagnosis Test and Repair of Large Memory Systems Test and Repair of Large Memory Systems Test Compression Test Compression Latest Results in Wireless Test Latest Results in Wireless Test SoC Test Practice in Japan SoC Test Practice in Japan Leading Edge Practices for Yield Enhancement Leading Edge Practices for Yield Enhancement Optimizing Manufacturing Process Optimizing Manufacturing Process

Special Sessions Embedded Tutorials: Embedded Tutorials: Challenges in Embedded Memory Test and Diagnosis Challenges in Embedded Memory Test and Diagnosis Advances in Wafer Probe Test Advances in Wafer Probe Test Reliability and Dependability Reliability and Dependability Design for Yield Design for Yield Design for Manufacturability Design for Manufacturability Hot Topics: Hot Topics: Testing of Nanocircuits with High Defect Densities Testing of Nanocircuits with High Defect Densities Advances in 3D Packaging Advances in 3D Packaging Software Based Embedded Test Software Based Embedded Test Panels: Panels: Elevator Talks Elevator Talks Process Variation: How Severe is the Problem of D&T? Process Variation: How Severe is the Problem of D&T? Defect-Based Testing and Burn-In: A Test Solution for Scaled Technology? Defect-Based Testing and Burn-In: A Test Solution for Scaled Technology?

Invited Keynote Kamalesh Ruparel Senior Director Cisco Systems

TTTC Ned Kornfield Memorial Presentation Yervant Zorian TTTC Senior Past Chair

Awards

TTTC Naveena Nagi Award

TTTC Most Successful Technical Meeting Award

TTTC Most Populous Technical Meeting Award

VTS 2003 Best Paper Award

VTS 2003 Best Panel Award

VTS 2003 Best IP Session Award