Embryonics: A New Methodology for Designing Field-Programmable Gate Arrays with Self-Repair and Self-Replicating Properties Laboratory for Reliable Computing.

Slides:



Advertisements
Similar presentations
FPGA (Field Programmable Gate Array)
Advertisements

التصميم المنطقي Second Course
EECC341 - Shaaban #1 Lec # 1 Winter Introduction to Digital Systems Analog devices and systems process time-varying signals that can take.
Combinational Circuits
ENGIN112 L38: Programmable Logic December 5, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 38 Programmable Logic.
Multiplexers, Decoders, and Programmable Logic Devices
ECE 331 – Digital System Design Tristate Buffers, Read-Only Memories and Programmable Logic Devices (Lecture #16) The slides included herein were taken.
Tanenbaum, Structured Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc. All rights reserved The Digital Logic Level.
CS 151 Digital Systems Design Lecture 38 Programmable Logic.
Chapter 6 Memory and Programmable Logic Devices
Sequential Circuit  It is a type of logic circuit whose output depends not only on the present value of its input signals but on the past history of its.
General FPGA Architecture Field Programmable Gate Array.
Dr. Konstantinos Tatas ACOE201 – Computer Architecture I – Laboratory Exercises Background and Introduction.
Figure to-1 Multiplexer and Switch Analog
Chapter 4 Gates and Circuits. 4–2 Chapter Goals Identify the basic gates and describe the behavior of each Describe how gates are implemented using transistors.
DIGITAL COMPONENTS By Sohaib.
Introduction to Digital Logic Design Appendix A of CO&A Dr. Farag
Combinational Logic Design
CHAPTER 14 Digital Systems.
Digital Computer Concept and Practice Copyright ©2012 by Jaejin Lee Logic Circuits I.
Unit 9 Multiplexers, Decoders, and Programmable Logic Devices
Matthew Ziegler CS 851 – Bio-Inspired Computing Evolvable Hardware and the Embryonics Approach.
Levels of Architecture & Language CHAPTER 1 © copyright Bobby Hoggard / material may not be redistributed without permission.
Unit 9 Multiplexers, Decoders, and Programmable Logic Devices Ku-Yaw Chang Assistant Professor, Department of Computer Science.
PROGRAMMABLE LOGIC DEVICES (PLD)
Digital Computer Concept and Practice Copyright ©2012 by Jaejin Lee Logic Circuits I.
1 DIGITAL ELECTRONICS. 2 OVERVIEW –electronic circuits capable of carrying out logical (boolean) and arithmetic operations on information stored as binary.
Self-replication of complex machines. Cellular Self-Replication The molecular FPGA is used to CREATE the array of cells in the first place, before differentiation.
Finite State Machines (FSMs) and RAMs and inner workings of CPUs COS 116, Spring 2010 Guest: Szymon Rusinkiewicz.
Digital Logic Structures: Chapter 3 COMP 2610 Dr. James Money COMP
0/13 Introduction to Programmable Logic Devices Aleksandra Kovacevic Veljko Milutinovic
Basic Sequential Components CT101 – Computing Systems Organization.
CSCI-100 Introduction to Computing Hardware Design Part I.
“Politehnica” University of Timisoara Course No. 2: Static and Dynamic Configurable Systems (paper by Sanchez, Sipper, Haenni, Beuchat, Stauffer, Uribe)
ECE 3110: Introduction to Digital Systems Introduction (Contd.)
CHAPTER-2 Fundamentals of Digital Logic. Digital Logic Digital electronic circuits are used to build computer hardware as well as other products (digital.
Computer Architecture Souad MEDDEB
EE5970 Computer Engineering Seminar Spring 2012 Michigan Technological University Based on: A Low-Power FPGA Based on Autonomous Fine-Grain Power Gating.
Computer Architecture I: Digital Design Dr. Robert D. Kent Logic Design Decoders and Multiplexers.
June 2005Computer Architecture, Background and MotivationSlide 1 Part I Background and Motivation.
Computer Architecture From Microprocessors To Supercomputers
“Politehnica” University of Timisoara Course No. 3: Project E MBRYONICS Evolvable Systems Winter Semester 2010.
Evolving, Adaptable Visual Processing System Simon Fung-Kee-Fung.
Ontogenetic hardware Ok, so the Tom Thumb algorithm can self- replicate an arbitrary structure within an FPGA But what kind of structures is it interesting.
Processor Organization and Architecture Module III.
4–1. BSCS 5 th Semester Introduction Logic diagram: a graphical representation of a circuit –Each type of gate is represented by a specific graphical.
5.3 Sequential Circuits - An Introduction to Informatics WMN Lab. Hey-Jin Lee.
CHAPTER 14 Digital Systems. Figure 14.1 RS flip-flop symbol and truth table Figure

Reconfigurable Computing1 Reconfigurable Computing Part II.
Computer Architecture Furkan Rabee
Programmable Logic Devices
SUBJECT : DIGITAL ELECTRONICS CLASS : SEM 3(B) TOPIC : INTRODUCTION OF VHDL.
Field Programmable Gate Arrays
This chapter in the book includes: Objectives Study Guide
ETE Digital Electronics
Sequential Logic Design
Combinational Logic Design
EEE2135 Digital Logic Design Chapter 1. Introduction
This chapter in the book includes: Objectives Study Guide
ECE 434 Advanced Digital System L03
CS105 Introduction to Computer Concepts GATES and CIRCUITS
Schematics 201 Lecture Topic: Electrical Symbols
ECE434a Advanced Digital Systems L02
13 Digital Logic Circuits.
Digital Logic Circuits
Combinational Circuits
Combinational Circuits
COMPUTER ORGANIZATION
Presentation transcript:

Embryonics: A New Methodology for Designing Field-Programmable Gate Arrays with Self-Repair and Self-Replicating Properties Laboratory for Reliable Computing (LaRC) Electrical Engineering Department National Tsing Hua University Daniel Mange, Member, IEEE, Eduardo Sanchez, Member, IEEE, Andre Stauffer,Member, IEEE, Gianluca Tempsti, Member, IEEE, Pierre Marchal, Member, IEEE, and Christian Piguet IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEM, VOL. 6, NO. 3, SEPTEMBER 1998 Chan-Chuan Lee

2 Outline  Introduction  The Foundations of EMBRYONICS  System of Ordered Binary Decision Diagrams(OBBD)  A New Field-Programmable Gate Array Based on a Multiplexer Cell  Cellular differentiation: Genome Interpretation  Cellular Division: Duplication of The Genome  Self-Replication and Self-Repair Properties  Conclusions

3 Introduction(1/2)  The growth and the operation of all living beings are directed through the interpretation, in each of their cells, of a chemical program, the DNA string or genome.  Any logic system can be represented by an order binary decision diagram(OBBD), and then embedded into a fine-grained field-programmable gate array(FPGA).  The cellular array thus obtained is perfectly homogeneous: the function of each cell is defined by a configuration(or gene) and all the genes in the, each associated with a pair of coordinates, make up the genome of the articial organism.

4 Introduction(2/2)  The interpreter extracts from the genome, the gene of a particular cell as a function of its position in the array.  Self-Replication(the automatic production of one or more copies of the original organism)  Self-Repair (the automatic repair of one or more faulty cells)

5 Objectives and Strategy  Develop very large scale integrated (VLSI) circuits capable of self-repair and self-replication.  Self-replication allows complete reconstruction of the original device in case of a major fault while self-repair is opposite.  Order binary decision diagram(OBBD) greatly simplify the realization of a new family of FPGA’s, based a fine-grain cell. This cell is called MUXTREE.

6 The Foundations of Embryonics(1/2)  The general hypothesis about the environment  First feature: Multicellular Organization

7 The Foundations of Embryonics(2/2)  Second feature: Cellular Differentiation.  Third feature:Cellular Division.

8 Synthesis of Ordered Binary  OBBD is a graphical representation which exploits well the 2-D space and immediately suggests a physical realization on silicon.  OBBD lead us to a natural decomposition into cells realizing a logic test, easily implemented by a multiplexer.

9 Modulo-4 up-down Counter  An example for this

10 Modulo-4 up-down Counter(1/2)

11 Modulo-4 up-down Counter(2/2)

12 Hardware Implementation  The goal is to implement directly the ordered binary decision diagram on silicon.  Replace each test elements with 2-to-1 multiplexer.  The two state functions Q1+ and Q0+ are available at the outputs of the top multiplexers.

13 A New Field-Programmable Gate Arrays Based on A Multiplexer Cell  Each of the two inputs of the multiplexer(labeled “0” and “1”) will be programmable.  The output of the mux will be, therefore, connected to the inputs of the muxs in the neighboring cells to the north, northeast, and northwest.  Sequential systems require the presence, in each cell, of a synchronous memory element, a D-type flip-flop.

14 MUXTREE Cell  Fig-(a) : Detailed architecture  Fig-(b) : The 20-bit data GENE 19:0 with P=PRESET, R=REG, and EB = EBUS.

15 The Switch Block SB  Fig-(a) : Interconnection possibilities.  Fig-(b) : Detailed Architecture.

16 Nine-Cell Implementation of The Up- Down Counter  Fig-(a) : logic Level  Fig-(b) :bus level  Use two D- type flip- flops,generat es the variables Q1 and Q0 in place of Q1+ and Q0+.

17 Hierarchical Overview of the Three Layers  For the sake of simplicity, decompose it in three components.  Memory stores a single gene per address.

18 Microprogrammed Realization  Use a microprogram to compute the local coordinates X and Y and to extract from our artificial genome.  Up-down counter can be considered as a truth table whose input are coordinates or addresses X and Y and whose output are genes GENE 19:0  Express coordinates X and Y in pure binary code, using the logic variables X1, X0, Y1, Y0.

19 Computation and Genome Representation  Fig-(a) : Gene computation

20 Computation and Genome Representation  Fig-(b) X coordinates computation.  Fig-(c) Up-down counter genome.

21 NANOPASCAL : A High-Level Language  Define a programming language well suited for the description, the interpretation and the duplication of the genome.

22 NANOPASCAL language  Fig-(a) : Syntactic diagram

23 NANOPASCAL language  Fig-(b) : Microprogram GENOME

24 NANOPASCALINE : An Interpreter for the NANOPASCAL Language  Detailed architecture with format and operation code (OPC) for the six instruction of the language

25 Cellular Division : Duplication of the GENOME  The duplication of the GENOME microprogram is accomplished automatically, in parallel with its interpretation.  The GENOME microprogram is thus duplicated in permanence, resulting in a great simplicity of excellent wiring and reliability.  Since an eventual transient fault(copy error)during a cycle will be corrected in the next cycle.

26 Properties of the Up-Down Counter  Fig-(a) Self-replication  Fig-(b) Self-repair

27 BIODULE: Demonstration Artificial Digital Cell

28 BIODULE : Demonstration Artificial Digital Cell  Detailed architecture

29 Conclusions  The result of the paper is the development of a new family of FPGA’s called MUXTREE.  Self-repair and self-replication are easy to realize.  Future perspectives.  The main drawback of the BIODULE cell is the lack of balance between MUXTREE.  To develop a new coarse-grained FPGA.