Implementation of neuronetwork system on FPGA (midterm presentation) supervisor: Karina Odinaev Vyacheslav Yushin Igor Derzhavets Winter 2007.

Slides:



Advertisements
Similar presentations
06/10/071 Security System Using VHDL. 06/10/072 Project Members Amal Shanavas Aneez I Ijas Rahim Renjith S Menon Sajid S Chavady.
Advertisements

Nios Multi Processor Ethernet Embedded Platform Final Presentation
RPC Trigger Software ESR, July Tasks subsystem DCS subsystem Run Control online monitoring of the subsystem provide tools needed to perform on-
1 Performed By: Khaskin Luba Einhorn Raziel Einhorn Raziel Instructor: Rivkin Ina Spring 2004 Spring 2004 Virtex II-Pro Dynamical Test Application Part.
Students: Nir Engelberg Ezequiel Hadid Supervisor: Mony Orbach In association with: November 23, Winter 2004.
Students: Nir Engelberg Ezequiel Hadid Supervisor: Mony Orbach In association with: September 28, Winter 2005.
IO Controller Module Arbitrates IO from the CCP Physically separable from CCP –Can be used as independent data logger or used in future projects. Implemented.
1 Project supervised by: Dr Michael Gandelsman Project performed by: Roman Paleria, Avi Yona 12/5/2003 Multi-channel Data Acquisition System Mid-Term Presentation.
Performed by: Vyacheslav Yushin Igor Derzhavetz Instructor: Karina Odinaev המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון.
VHDL Synthesis in FPGA By Zhonghai Shi February 24, 1998 School of EECS, Ohio University.
Evolution of implementation technologies
Implementation of neuronetwork system on FPGA (characterization presentation) supervisor: Karina Odinaev Vyacheslav Yushin Igor Derzhavets Winter 2007.
Altera’s Quartus II Installation, usage and tutorials Gopi Tummala Lab/Office Hours : Friday 2:00 PM to.
Students: Asulin Ofir Heller Itai Supervisor: Mony Orbach In association with: June 16, summer 2006.
Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab Project performed by: Naor Huri Idan Shmuel.
Pyxis Aaron Martin April Lewis Steve Sherk. September 5, 2005 Pyxis16002 General-purpose 16-bit RISC microprocessor bit registers 24-bit address.
USB Mass-Storage Implementation on an Embedded System (D0113) Supervisor: Dimitry Sokolik Performed by: Yoav Gershoni Shachar Faigenblat Final Presentation.
Students: Nir Engelberg Ezequiel Hadid Supervisor: Mony Orbach In association with: January 3, Winter 2005.
Implementation of DSP Algorithm on SoC. Mid-Semester Presentation Student : Einat Tevel Supervisor : Isaschar Walter Accompaning engineer : Emilia Burlak.
Spike Sorting Algorithm Implemented on FPGA Elad Ilan Asaf Gal Sup: Alex Zviaginstev.
Implementation of DSP Algorithm on SoC. Characterization presentation Student : Einat Tevel Supervisor : Isaschar Walter Accompany engineer : Emilia Burlak.
Final Presentation Momentum Measurement Card Project supervised by: Mony Orbach Project performed by: Hadas Preminger, Uri Niv.
Ashley Good David Graziano Tim Meyer Ben Petersen Matt Saladin Advisors Joseph Zambreno Phillip Jones.
Lecture #3 Page 1 ECE 4110– Sequential Logic Design Lecture #3 Agenda 1.FPGA's 2.Lab Setup Announcements 1.No Class Monday, Labor Day Holiday 2.HW#2 assigned.
ASIC/FPGA design flow. FPGA Design Flow Detailed (RTL) Design Detailed (RTL) Design Ideas (Specifications) Design Ideas (Specifications) Device Programming.
GBT Interface Card for a Linux Computer Carson Teale 1.
집적회로 Spring 2007 Prof. Sang Sik AHN Signal Processing LAB.
J. Christiansen, CERN - EP/MIC
PROCStar III Performance Charactarization Instructor : Ina Rivkin Performed by: Idan Steinberg Evgeni Riaboy Semestrial Project Winter 2010.
© 2004 Mercury Computer Systems, Inc. FPGAs & Software Components Graham Bardouleau & Jim Kulp Mercury Computer Systems, Inc. High Performance Embedded.
Characterization Presentation Spring 2010 ASIC Tester Abo-Raya Dia- 4 th year student Damouny Samer- 4 th year student 10-April1 Supervised by: Ina Rivkin.
® Java Debug Hardware Modules Using JBits by Jonathan Ballagh Eric Keller Peter Athanas Reconfigurable Architectures Workshop 2001.
Part A Presentation Implementation of DSP Algorithm on SoC Student : Einat Tevel Supervisor : Isaschar Walter Accompanying engineer : Emilia Burlak The.
Lecture #3 Page 1 ECE 4110–5110 Digital System Design Lecture #3 Agenda 1.FPGA's 2.Lab Setup Announcements 1.HW#2 assigned Due.
Peter JansweijerATLAS week: February 24, 2004Slide 1 Preparatory Design Studies MROD-X Use Xilinx Virtex II Pro –Rocket IO –Power PC –Port the current.
© 2004, D. J. Foreman 1 Computer Organization. © 2004, D. J. Foreman 2 Basic Architecture Review  Von Neumann ■ Distinct single-ALU & single-Control.
Chapter 2 Processes and Threads Introduction 2.2 Processes A Process is the execution of a Program More specifically… – A process is a program.
1 Implementation in Hardware of Video Processing Algorithm Performed by: Yony Dekell & Tsion Bublil Supervisor : Mike Sumszyk SPRING 2008 High Speed Digital.
Introductory project. Development systems Design Entry –Foundation ISE –Third party tools Mentor Graphics: FPGA Advantage Celoxica: DK Design Suite Design.
PROJECT - ZYNQ Yakir Peretz Idan Homri Semester - winter 2014 Duration - one semester.
Lecture 12: Reconfigurable Systems II October 20, 2004 ECE 697F Reconfigurable Computing Lecture 12 Reconfigurable Systems II: Exploring Programmable Systems.
USB Project Ian Coulter. USB Interface USB Menu -Download HEX File -Send Trigger -Start DAQ.
Project D1427: Stand Alone FPGA Programmer Final presentation 6/5/10 Supervisor: Mony Orbach Students: Shimrit Bar Oz Avi Zukerman High Speed Digital Systems.
Submitted by : Mark Gakman, Herzel Abramov Supervisors : Ina Rivkin, Eli Shoushan Vitaly Savuskan, Avi Hohama, Prof. Yael Nemirovsky.
P09311: FPGA Based Multi-Purpose Driver / Data Acquisition System Sponsor: Dr. Marcin Lukowiak Team MemberDisciplineRole Adam Van FleetEEProject Manager/Documentation.
Adaptive Mirror Control System Characterization Presentation Performed by: Boris Goychman & Eyal Tsin Instructor: Tsachi Martsiano Semestrial project,
MIPS Pipeline and Branch Prediction Implementation Shuai Chang.
Introduction to Labs Wenchao Cao, Teaching Assistant Department of EECS University of Tennessee.
Peter JansweijerATLAS week: February 24, 2004Slide 1 Preparatory Design Studies MROD-X Use Xilinx Virtex II Pro –RocketIO –PowerPC –Port the current MROD-In.
C Programming Chapters 11, . . .
Los Alamos National Laboratory Streams-C Maya Gokhale Los Alamos National Laboratory September, 1999.
SA developed mini-PCIe IO card By Peet Smit. RS282 x8 USB x4 WLAN Video Capture LVDS Display SATA x4 mSATA-half LAN x2 3G & SIMM Digital IO.
I 2 C FOR SENSORS IN THE DOM Nestor Institute Koutsoumpos Vasileios - Nestor Institute 1.
1 ALARMLINC. 2 OVERVIEW Expanding Situational AwarenessOVERVIEW.
How to use ISE Dept. of Info & Comm. Eng. Prof. Jongbok Lee.
Advanced Operating Systems CS6025 Spring 2016 Processes and Threads (Chapter 2)
ASIC Design Methodology
Using Xilinx ChipScope Pro Tools
Implementing VHDL Modules onto Atlys Demo Board
ECE 4110–5110 Digital System Design
FPGA.
Serial Data Hub (Proj Dec13-13).
RTL Design Methodology
Founded in Silicon Valley in 1984
RTL Design Methodology
Lecture 3 - Instruction Set - Al
THE ECE 554 XILINX DESIGN PROCESS
RTL Design Methodology
RTL Design Methodology Transition from Pseudocode & Interface
THE ECE 554 XILINX DESIGN PROCESS
Presentation transcript:

Implementation of neuronetwork system on FPGA (midterm presentation) supervisor: Karina Odinaev Vyacheslav Yushin Igor Derzhavets Winter 2007.

Project definition. 1.Goal: create FPGA based system for string/pattern matching with high code optimization for FPGA structure. 2.The system will have 3 main hardware elements: a.XUPV2P FPGA board. XUPV2P b.DLP-USB245M USB Adapter c.PC with USB port.

Done till now: √ √ √ √

Application for USB adapter.  The code example from /VC++.htm was used for reference. /VC++.htm /VC++.htm  The special class for handling all required functions for interface with USB adapter was written. – Class constructor load DLL(Dynamic Link Library), initialize all pointers for DLL functions, and open port to USB. –The functions supported by class:  Write  Read  GetStatus of USB stack (not FTDI device – not precise definition in data pages)

Connection of USB adapter to FPGA  The J5 slow expansion port was used for connection of USB adapter to XUP board.  J5 pins connected to pins of LVTTL(Low Voltage Logic Threshold Levels ) IO type. → 3.3 V IO must be used.

Connection of USB adapter to FPGA USB adapter provide 2 options for connection: 2 nd option has advantage: no need in external power supplier, but the first option was chosen at the end.

Connection of USB adapter to FPGA – validation  For validation was chosen the 16th numbers accumulator. (device reads 16 numbers and returns their sum).

Connection of USB adapter to FPGA – validation (RTL view)

Connection of USB adapter to FPGA – simulation of USB control

Current status of neuronetwork  The Model was build and synthesized.  The error from place & route : current design utilize 17K LUTs instead of 13K available on V2P30.  We will go with Inna’s suggestion to utilize BRAMS for part of logic.

Time Lines Actual time Estimated time Action 3/1/200727/11/2006 VHDL code ready 15/12/20071/12/2006 API code writing 3/1/20075/12/2006 synthesize the whole project and debug the API -> FPGA input interface ????? 15/12/2006  20/1/2007 make placement optimization (if possible) and run full benchmark for performance validation

Input file data Board: USB adapter