1. P09311: FPGA Based Multi-Purpose Driver / Data Acquisition System Sponsor: Dr. Marcin Lukowiak Team MemberDisciplineRole Adam Van FleetEEProject Manager/Documentation David HoweEEHardware System Development Michael DoroskiCE FPGA Buffer Subsystem Programming and Digital/Analog Interfacing Andrew WeidaCEBluetooth and GUI Development T.J. AntonoffCEUSB Development 1

2. Project Description Goal: Design and implement a functional FPGA-based interface for the multi-purpose driver/data acquisition system. The interface must allow for data acquisition via USB and Bluetooth communication interfaces. Utility: The project is to be utilized in Robotics and ASIC testing for research at the Rochester Institute of Technology.

3. High Level Customer Requirements System Utilizes FPGA interface. Capable of transferring data via Bluetooth and USB communication channels. Option for Ethernet and Wireless communication channels. Infinite sampling time desired (data streaming). GUI displays data transfer statistics. Text-file format for data storage. Input Capabilities Digital12 Channels Analog Voltage16 Channels Output Capabilities Digital12 Channels Analog Voltage8 Channels Analog Current8 Channels 3 Data Transfer Capabilities Bluetooth1.2 kb/s minimum (100% transfer rate) USB1.5 Mb/s minimum (100% transfer rate) Sampling Rate20,000 samples/second

4. Hardware Implementation 4 Parani ESD210SK Bluetooth Dev. Kit DLP-USB245M USB Adapter ASIC or Robotics Input Windows-Based PC P08311 DAQ Board Spartan-3 FPGA

5. Top Level Architecture Design 5 FPGA USB Data Routing Logic USB FIFO USB Cable Bluetooth Modules Rx Tx Rx Tx RS232 200 kbps Bluetooth Wireless Serial PC USB 8 Mbps Input Conditioning Output Conditioning Output Subsystem Input Subsystem UART Control Unit DAQ

6. Product Development Process Phase Phase 0: Planning  Phase 1: Concept Development Phase 2: System Level Design  Phase 3: Detailed Design  Phase 4: Testing and Refinement

7. Concept Summary 7 Theory: The buffers can only empty as fast as the communication channel allows, but can load as fast as we choose. The buffer size is 216kb. The length of time for which we can transfer data is equal to the total memory size (216 kb) available, divided by the rate the memory is filled (Input Rate – Output Rate). Therefore, if the output rate is greater than the input rate, we can transfer information for an infinitely long period of time.

8. Concept Summary (Bluetooth) 8 The Bluetooth device can only handle theoretical bit rates of 330 kb/s, limited by baud rate, and is seeing 200 kb/s in testing. Under full load, over 6 Mb/s is required. Therefore, the BT device will not be sufficient for data transfer under full load. Input Rate (kb/s)Time (t) Input Rate (kb/s)Time (t) 199.991E+152504.32 200.01216003002.16 200.121603501.44 2012164001.08 20543.25000.72 21021.610000.27 22010.820000.12 2307.230000.077 2405.440000.057

9. Concept Summary (USB) 9 The USB system allows for an 8 Mb/s transfer rate, thus the buffer is never filled and data transfer can be streamed (infinite time length). Under full load, the maximum output rate required for streaming is 6,724 kb/s. Input Rate (kb/s) Time (t) Input Rate (kb/s) Time (t) 01E+1525001E+15 1001E+1530001E+15 2001E+1535001E+15 3001E+1540001E+15 4001E+1545001E+15 5001E+1550001E+15 10001E+1555001E+15 15001E+1560001E+15 20001E+1565001E+15

10. Design Summary 10 The packet structure is broken down into: -MSB (B7): Determines if data is Analog or Digital -B6 to B4: Used to reassemble data on PC side -LSB’s (B3 to B0): Contain the data from DAQ or PC If the top nibble is set to ‘1111’, the last 4 data bits determine which analog channel the data is being received from.

11. Graphical User Interface (GUI) 11

12. Analog I/O Testing A 3.3Vpp sin wave is fed to the analog inputs of the DAQ, then through the Spartan-3 FPGA. The analog outputs are as shown. It is noted that as the frequency approaches 1kHz (left), the signal begins “stair-stepping”, as seen in P08311’s work. As the frequency increases to 2kHz and above (right), the stepping becomes much more apparent.

13. Digital I/O Testing A 1.5Vpp square wave is fed to the digital inputs of the DAQ, then through the Spartan-3 FPGA. The digital outputs are as shown.

14. Status of Design Bluetooth System  Meets customer specifications USB System  In system-level debugging to achieve customer specifications. Graphical User Interface  Meets customer display specifications  Accurately depicts transfer rate and connection settings, allows for file selection. Under budget of ~$500 Schedule: 2 weeks behind schedule on USB, Bluetooth on schedule, ahead of schedule on GUI Interface. 14

15. 15 Bluetooth limited by memory size Baud rate allows for 360kb/s max. transfer rate 16 Mb additional memory requires project rework USB Transmission Errors Digital Output 2 stuck at ‘1’ May require a new IC chip Analog Data Transfer Signals misrouted, likely due to timing errors. Unresolved Issues

16. MSDII Project Milestones 4/03 – Concept Review 4/10 – Finalize Design, Review System Concept 4/20 – Subsystems Finalized, Begin Test & Debug 5/05 – Entire System Finalized, Begin Test & Debug 5/08 – Finalize and Submit Documentation 5/15 – Project Review 5/18 – Field Demo and Project Wrap-up

17. Q&A Questions?