Multiplier Lecture L7.3 Section 10.4 (p.276) Section 7.3 (Handout)

Slides:

Advertisements

Similar presentations

Adders Module M8.1 Section 6.2. Adders Half Adder Full Adder TTL Adder.

Advertisements

Modulo-N Counters Module M10.4 Section 7.2.

Encoders Module M9.3 Section 6.3. Encoders Priority Encoders TTL Encoders.

Demultiplexers Module M6.4 Section 6.4. Demultiplexers YIN 1 x 4 DeMUX d0d1 Y0 Y1 Y2 Y3 Y0 Y1 Y2 Y3 d1d0 0 0 YIN YIN YIN

Shift Registers Module M11.1 Section 7.3.

7-Segment Displays Lecture L6.1 Section 6.3. Turning on an LED.

ECE2030 Introduction to Computer Engineering Lecture 13: Building Blocks for Combinational Logic (4) Shifters, Multipliers Prof. Hsien-Hsin Sean Lee School.

Magnitude Comparator Lecture L6.4 Section 6.1.

NUMBER SYSTEM. How to convert hexadecimal numbers to decimal numbers? 230 Working from right to left, MULTIPLY each position with 8 raised to the power.

Binary Counters Module M10.3 Section 7.2. Counters 3-Bit Up Counter 3-Bit Down Counter Up-Down Counter.

Digital to Analog (D/A) Converter Discussion D2.2.

Number Systems Discussion D4.1 Appendix C. Number Systems Counting in Binary Positional Notation Hexadecimal Numbers Negative Numbers.

7-Segment Displays Lecture L6.7 Section 6.5. Turning on an LED.

Binary-to-BCD Converter Lecture L6.2 Section 6.5 pp

Using State Machines as Control Circuits Lecture L9.4.

Multiplexers Lecture L6.4 Section 6.4.

Subtractors Module M8.2 Section 6.2. Subtractors Half Subtractor Full Subtractor Adder/Subtractor - 1 Adder/Subtractor - 2.

Designing State Machines Lecture L9.2 Handout Section 9.2.

Datapaths Lecture L10.2 Sections 10.2, ALU (Sect. 7.5 and Lab 6)

Arbitrary Waveforms Lecture L8.5 Section 7.2. CLK DQ !Q CLK DQ !Q CLK DQ !Q Q0Q0.D Q1 Q2 Q1.D Q2.D s s s s3 0 1.

Counters as State Machines Lecture L9.1 Handout Section 9.1.

Equality Detector Lecture L6.1 Section 6.1. Equality Detector XNOR X Y Z Z = !(X $ Y) X Y Z

Flip-Flops Module M10.2 Section 7.1. D Latch Q !Q CLK D !S !R S R X 0 Q 0 !Q 0 D CLK Q !Q Note that Q follows D when the clock in high, and.

Binary Counters Lecture L8.3 Section 8.2. Counters 3-Bit Up Counter 3-Bit Down Counter Up-Down Counter.

Shifter Lecture L7.4 Group HW #4 Section 10.3.

Modulo-N Counters Lecture L8.4 Section 7.2. Counters Modulo-5 Counter 3-Bit Down Counter with Load and Timeout Modulo-N Down Counter.

Introduction to Computer Engineering by Richard E. Haskell Number Systems Module M3.1 Sections

Codes and Code Converters

Code Converters Module M7.1 Section 6.5. Code Converters Binary-to-BCD Converters ABEL TRUTH_TABLE Command.

L10 – Multiplication Division 1 Comp 411 – Fall /19/2009 Binary Multipliers ×

Arithmetic Logic Unit (ALU) Lecture L7.5 Section 7.5.

Pulse-Width Modulated DAC Lecture 11.3 Section 11.5.

Multiplexers Module M6.1 Section 6.4. Multiplexers A 4-to-1 MUX TTL Multiplexer A 2-to-1 MUX.

2’s Complement 4-Bit Saturator

Adders Lecture L7.1 Section 6.2 Section 10.4 (pp )

Shifters Lecture L7.4 Section 7.4. MODULE shift TITLE 'shifter' DECLARATIONS " INPUT PINS " D3..D0 PIN 11,7,6,5; D = [D3..D0]; s2..s0 PIN 3,2,1; S.

Flip-Flops Lecture L8.2 Section 8.1. Recall the !S-!R Latch !S !R Q !Q !S !R Q !Q X Y nand 1 0 Set 1 0.

Digital to Analog (D/A) Converter Discussion D2.2.

Decoders Module M9.1 Section 6.3. Decoders TTL Decoders.

Arithmetic Logic Unit (ALU) Lecture L9.3 Lab 10. ALU CB = carry_borrow flag Z = zero flag (Z = 1 if Y = 0)

Shift Registers Lecture L6.6 Section Bit Shift Register.

Equality Detector Lecture L6.3 Section 6.1. Equality Detector XNOR X Y Z Z = !(X $ Y) X Y Z

7-Segment Displays Module M7.2 Section 6.5. Turning on an LED Common Anode.

Flip-Flops Lecture L8.2 Section 7.1 – Book Sect. 8.1– Handout.

Address Decoders Lecture L6.10 Section 6.3. MOUSE Layout PROM 2716 RAM 6810 MPU 6802 PIA 6821 Address Bus (16 lines) Data Bus (8 lines) To outside world.

Adders and Multipliers Review. ARITHMETIC CIRCUITS Is a combinational circuit that performs arithmetic operations, e.g. –Addition –Subtraction –Multiplication.

Sequential Multipliers Lecture 9. Required Reading Chapter 9, Basic Multiplication Scheme Chapter 10, High-Radix Multipliers Chapter 12.3, Bit-Serial.

Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use Logic and Computer Design.

Lab 6 Module M8.3. EXPERIMENT 6: Adder/Subtractor PRE-LAB 1.Read and understand text Sec. 6.2, Adders and Subtractors, pages Using textbook.

Lecture notes Reading: Section 3.4, 3.5, 3.6 Multiplication

A Greatest Common Divisor (GCD) Processor Lecture L10.3 Sections 10.4, 10.5.

EE2174: Digital Logic and Lab Professor Shiyan Hu Department of Electrical and Computer Engineering Michigan Technological University CHAPTER 8 Arithmetic.

Digital Logic Design (CSNB163)

High-Radix Sequential Multipliers Bit-Serial Multipliers Modular Multipliers Lecture 9.

COMPUTER ARITHMETIC Arithmetic with Signed-2's Complement Numbers

Binary Multiplication Magnitude Comparison Section 4.5, 4.7 and 4.8.

COMPUTER ARITHMETIC Arithmetic with Signed-2's Complement Numbers

Magnitude Comparator Module M5.2 Section 6.1.

Part 4 Combinational Logic.

King Fahd University of Petroleum and Minerals

Counters as State Machines

Logic Design Review – 2 Basic Combinational Circuits

Shift Registers Lecture L8.6 Section 8.3.

Designing Digital Circuits Using Hardware Description Languages (HDLs)

Number Systems and Circuits for Addition

3-bit calculator using 7-segment LEDs

74LS283 4-Bit Binary Adder with Fast Carry

Magnitude Comparator Lecture L6.2 Section 6.1.

Half & Full Subtractor Half Subtractor Full Subtractor.

Half & Full Subtractor Half Subtractor Full Subtractor.

Presentation transcript:

Multiplier Lecture L7.3 Section 10.4 (p.276) Section 7.3 (Handout)

Multiplier Binary Multiplication 4 x 4 Multiplier

Binary Multiplication

13 x C = 156

Hex Multiplication

61 x D x 5A 262 A x D = 82, A x 3 = 1E + 8 = x D = 41, 5 x 3 = F + 4 = = Dec Hex

A 4x4 Array Multiplier B3 B2 B1 B0 A3 A2 A1 A0 p3 p2 p1 p0 P7 P6 P5 P4 P3 P2 P1 P0

MODULE pprod interface(Ai,[B3..B0] -> [p3..p0]); TITLE '4-bit partial product' DECLARATIONS " INPUT PINS " Ai PIN; " 1-bit multiplier B3..B0 PIN; B = [B3..B0]; " 4-bit multiplicand " OUTPUT PINS " p3..p0 PIN ISTYPE 'com'; p = [p3..p0]; " 4-bit partial product EQUATIONS p = Ai & B; END pprod

A 4 x 4 array multiplier module, mult4 pprod

MODULE mult4 TITLE '4-bit multiplier' DECLARATIONS hex7seg interface([D3..D0] -> [a,b,c,d,e,f,g]); d7L FUNCTIONAL_BLOCK hex7seg; d7R FUNCTIONAL_BLOCK hex7seg; pprod interface(Ai,[B3..B0] -> [p3..p0]); pp0 FUNCTIONAL_BLOCK pprod; pp1 FUNCTIONAL_BLOCK pprod; pp2 FUNCTIONAL_BLOCK pprod; pp3 FUNCTIONAL_BLOCK pprod; adder interface([A3..A0],[B3..B0] -> [S3..S0],CF); ad1 FUNCTIONAL_BLOCK adder; ad2 FUNCTIONAL_BLOCK adder; ad3 FUNCTIONAL_BLOCK adder;

" INPUT PINS " A3..A0 PIN 11,7,6,5;" Left Switches S A = [A3..A0]; " 4-bit multiplicand B3..B0 PIN 4,3,2,1;" Right Switches S B = [B3..B0]; " 4-bit multiplier " INTERMEDIATE NODES P7..P0 NODE ISTYPE 'com'; P = [P7..P0]; " 8-bit product " OUTPUT PINS " [a,b,c,d,e,f,g] PIN 57,58,61,62,63,65,66,67 ISTYPE 'com'; "Leftmost (tens) 7-segment LED display [aa,bb,cc,dd,ee,ff,gg] PIN 15,18,23,21,19,14,17,24 ISTYPE 'com'; " Rightmost (units) 7-segment LED display

EQUATIONS pp0.[B3..B0] = [B3..B0]; pp0.Ai = A0; pp1.[B3..B0] = ________; pp1.Ai = __; pp2.[B3..B0] = ________; pp2.Ai = __; pp3.[B3..B0] = ________; pp3.Ai = __;

ad1.[A3..A0] = pp1.[p3..p0]; ad1.[B2..B0] = pp0.[p3..p1]; ad1.B3 = 0; ad2.[A3..A0] = ___________; ad2.[B2..B0] = ___________; ad2.B3 = ad1.CF; ad3.[A3..A0] = ___________; ad3.[B2..B0] = ___________; ad3.B3 = _______;

P0 = pp0.p0; P1 = ad1.S0; P2 = ______; [P6..P3] = ___________; P7 = _______;

[a,b,c,d,e,f,g] = d7L.[a,b,c,d,e,f,g]; d7L.[D3..D0] = [P7..P4]; [aa,bb,cc,dd,ee,ff,gg] = d7R.[a,b,c,d,e,f,g]; d7R.[D3..D0] = 16; test_vectors ([A,B] -> P) [6,6] -> __; [0A,0B] -> __; [5,9] -> __; [0C,0F] -> __; [0F,0F] -> __; END mult4