Presentation is loading. Please wait.

Presentation is loading. Please wait.

Demultiplexers Module M6.4 Section 6.4. Demultiplexers YIN 1 x 4 DeMUX d0d1 Y0 Y1 Y2 Y3 Y0 Y1 Y2 Y3 d1d0 0 0 YIN 0 0 0 0 1 0 YIN 0 0 1 0 0 0 YIN 0 1 1.

Published byKarlie Tremelling Modified over 9 years ago

Similar presentations

Presentation on theme: "Demultiplexers Module M6.4 Section 6.4. Demultiplexers YIN 1 x 4 DeMUX d0d1 Y0 Y1 Y2 Y3 Y0 Y1 Y2 Y3 d1d0 0 0 YIN 0 0 0 0 1 0 YIN 0 0 1 0 0 0 YIN 0 1 1."— Presentation transcript:

1 Demultiplexers Module M6.4 Section 6.4

2 Demultiplexers YIN 1 x 4 DeMUX d0d1 Y0 Y1 Y2 Y3 Y0 Y1 Y2 Y3 d1d0 0 0 YIN 0 0 0 0 1 0 YIN 0 0 1 0 0 0 YIN 0 1 1 0 0 0 YIN

3 Demultiplexers YIN 1 x 4 DeMUX d0d1 Y0 Y1 Y2 Y3 Y0 Y1 Y2 Y3 d1d0 0 0 YIN 0 0 0 0 1 0 YIN 0 0 1 0 0 0 YIN 0 1 1 0 0 0 YIN 0

4 Demultiplexers YIN 1 x 4 DeMUX d0d1 Y0 Y1 Y2 Y3 Y0 Y1 Y2 Y3 d1d0 0 0 YIN 0 0 0 0 1 0 YIN 0 0 1 0 0 0 YIN 0 1 1 0 0 0 YIN 0 1

5 Demultiplexers YIN 1 x 4 DeMUX d0d1 Y0 Y1 Y2 Y3 Y0 Y1 Y2 Y3 d1d0 0 0 YIN 0 0 0 0 1 0 YIN 0 0 1 0 0 0 YIN 0 1 1 0 0 0 YIN 1 0

6 Demultiplexers YIN 1 x 4 DeMUX d0d1 Y0 Y1 Y2 Y3 Y0 Y1 Y2 Y3 d1d0 0 0 YIN 0 0 0 0 1 0 YIN 0 0 1 0 0 0 YIN 0 1 1 0 0 0 YIN 1

7 Demultiplexers YIN 1 x 4 DeMUX d0d1 Y0 Y1 Y2 Y3 Y0 Y1 Y2 Y3 d1d0 0 0 YIN 0 0 0 0 1 0 YIN 0 0 1 0 0 0 YIN 0 1 1 0 0 0 YIN Y0 = YIN & !d1 & !d0 Y1 = YIN & !d1 & d0 Y2 = YIN & d1 & !d0 Y3 = YIN & d1 & d0

8 14demux.abl MODULE 14DeMux TITLE '1 to 4 DeMultiplexer, D. Hanna, 7/10/02‘ DECLARATIONS " INPUT PINS " YIN PIN 10;" Push Button for the input value d1..d0 PIN 6,7;" Switch 1,2 for the select lines " OUTPUT PINS " Y3..Y0 PIN 39,37,36,35 ISTYPE 'com';" LED 5..8

9 14demux.abl (cont’d) EQUATIONS Y0 = YIN & !d1 & !d0; Y1 = YIN & !d1 & d0; Y2 = YIN & d1 & !d0; Y3 = YIN & d1 & d0; END 14DeMux

10 Mux-DeMux Combination

11 Y 4 x 1 MUX s0s1 C0 C1 C2 C3 Y0 Y1 Y2 Y3 1 x 4 DeMUX d0d1 YIN 0 1 1

12 Mux-DeMux Combination Y 4 x 1 MUX s0s1 C0 C1 C2 C3 Y0 Y1 Y2 Y3 1 x 4 DeMUX d0d1 YIN 1 0 0

13 Mux-DeMux Combination Y 4 x 1 MUX s0s1 C0 C1 C2 C3 Y0 Y1 Y2 Y3 1 x 4 DeMUX d0d1 YIN 0

14 TTL Demultiplexer 1 2 3 4 5 6 7 89 10 11 12 13 14 15 16 GND Vcc1C 1G B 1Y3 1Y2 1Y1 1Y0 2C 2G A 2Y3 2Y2 2Y1 2Y0 74LS155 1 X X X 1 1 1 1 0 1 0 0 0 1 1 1 0 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 0 1 1 1 1 1 1 0 X 0 X X 1 1 1 1 G C B A Y0 Y1 Y2 Y3 X = don’t care Dual 1-to-4-line demultiplexer

Download ppt "Demultiplexers Module M6.4 Section 6.4. Demultiplexers YIN 1 x 4 DeMUX d0d1 Y0 Y1 Y2 Y3 Y0 Y1 Y2 Y3 d1d0 0 0 YIN 0 0 0 0 1 0 YIN 0 0 1 0 0 0 YIN 0 1 1."

Similar presentations

Adders Module M8.1 Section 6.2. Adders Half Adder Full Adder TTL Adder.

Adders Module M8.1 Section 6.2. Adders Half Adder Full Adder TTL Adder.
Modulo-N Counters Module M10.4 Section 7.2.

Modulo-N Counters Module M10.4 Section 7.2.
Encoders Module M9.3 Section 6.3. Encoders Priority Encoders TTL Encoders.

Encoders Module M9.3 Section 6.3. Encoders Priority Encoders TTL Encoders.
Digital Logic Design Week 7 Encoders, Decoders, Multiplexers, Demuxes.

Digital Logic Design Week 7 Encoders, Decoders, Multiplexers, Demuxes.
Shift Registers Module M11.1 Section 7.3.

Shift Registers Module M11.1 Section 7.3.
7-Segment Displays Lecture L6.1 Section 6.3. Turning on an LED.

7-Segment Displays Lecture L6.1 Section 6.3. Turning on an LED.
Multiplexer. A multiplexer (MUX) is a device which selects one of many inputs to a single output. The selection is done by using an input address. Hence,

Multiplexer. A multiplexer (MUX) is a device which selects one of many inputs to a single output. The selection is done by using an input address. Hence,
Magnitude Comparator Lecture L6.4 Section 6.1.

Magnitude Comparator Lecture L6.4 Section 6.1.
Decoders/DeMUXs CS370 – Spring 2003. Decoder: single data input, n control inputs, 2 outputs control inputs (called select S) represent Binary index of.

Decoders/DeMUXs CS370 – Spring Decoder: single data input, n control inputs, 2 outputs control inputs (called select S) represent Binary index of.
Binary Counters Module M10.3 Section 7.2. Counters 3-Bit Up Counter 3-Bit Down Counter Up-Down Counter.

Binary Counters Module M10.3 Section 7.2. Counters 3-Bit Up Counter 3-Bit Down Counter Up-Down Counter.
7-Segment Displays Lecture L6.7 Section 6.5. Turning on an LED.

7-Segment Displays Lecture L6.7 Section 6.5. Turning on an LED.
Binary-to-BCD Converter Lecture L6.2 Section 6.5 pp. 101-106.

Binary-to-BCD Converter Lecture L6.2 Section 6.5 pp
Using State Machines as Control Circuits Lecture L9.4.

Using State Machines as Control Circuits Lecture L9.4.
Multiplier Lecture L7.3 Section 10.4 (p.276) Section 7.3 (Handout)

Multiplier Lecture L7.3 Section 10.4 (p.276) Section 7.3 (Handout)
Multiplexers Lecture L6.4 Section 6.4.

Multiplexers Lecture L6.4 Section 6.4.
Subtractors Module M8.2 Section 6.2. Subtractors Half Subtractor Full Subtractor Adder/Subtractor - 1 Adder/Subtractor - 2.

Subtractors Module M8.2 Section 6.2. Subtractors Half Subtractor Full Subtractor Adder/Subtractor - 1 Adder/Subtractor - 2.
Designing State Machines Lecture L9.2 Handout Section 9.2.

Designing State Machines Lecture L9.2 Handout Section 9.2.
Datapaths Lecture L10.2 Sections 10.2, 10.3. ALU (Sect. 7.5 and Lab 6)

Datapaths Lecture L10.2 Sections 10.2, ALU (Sect. 7.5 and Lab 6)
Arbitrary Waveforms Lecture L8.5 Section 7.2. CLK DQ !Q CLK DQ !Q CLK DQ !Q Q0Q0.D Q1 Q2 Q1.D Q2.D s0 0 0 0 0 0 1 s1 0 0 1 0 1 0 s2 0 1 0 0 1 1 s3 0 1.

Arbitrary Waveforms Lecture L8.5 Section 7.2. CLK DQ !Q CLK DQ !Q CLK DQ !Q Q0Q0.D Q1 Q2 Q1.D Q2.D s s s s3 0 1.
Counters as State Machines Lecture L9.1 Handout Section 9.1.

Counters as State Machines Lecture L9.1 Handout Section 9.1.

Similar presentations

Ads by Google