CS 140L Lecture 5 Professor CK Cheng CSE Dept. UC San Diego.

Slides:



Advertisements
Similar presentations
CS 140 Lecture 16 System Designs Professor CK Cheng CSE Dept. UC San Diego 1.
Advertisements

COUNTERS Counters with Inputs Kinds of Counters Asynchronous vs
1 CS 140L Lecture 8 System Design Professor CK Cheng CSE Dept. UC San Diego.
CS 140 Lecture 10 Sequential Networks: Implementation Professor CK Cheng CSE Dept. UC San Diego 1.
ECE543 Intro to Digital Systems Lecture 36 Propagation Delay in Counter Designs II 04/26/2013.
CHAPTER 3 Sequential Logic/ Circuits.  Concept of Sequential Logic  Latch and Flip-flops (FFs)  Shift Registers and Application  Counters (Types,
Digital Logic Chapter 5 Presented by Prof Tim Johnson
Sequential Logic Latches and Flip-Flops. Sequential Logic Circuits The output of sequential logic circuits depends on the past history of the state of.
EKT 124 / 3 DIGITAL ELEKTRONIC 1
CS 140L Lecture 5 Professor CK Cheng 4/29/02. Asynchronous Counter D Q CLK D Q D Q There are n flip-flops. D FF is the delay of each flip-flop. When n.
1 CS 140 Lecture 12 Standard Combinational Modules Professor CK Cheng CSE Dept. UC San Diego.
CS 140 Lecture 7 Professor CK Cheng 4/23/02. Part II. Sequential Network (Ch ) 1.Flip-flops SR, D, T, JK, 2.SpecificationState Table 3.Implementation.
1 CS 140 Lecture 19 Sequential Modules Professor CK Cheng CSE Dept. UC San Diego.
CSE 140 Lecture 8 Sequential Networks Professor CK Cheng CSE Dept. UC San Diego 1.
CS 140 Lecture 16 System Designs Professor CK Cheng CSE Dept. UC San Diego 1.
CS 140L Lecture 5: Counters Professor CK Cheng CSE Dept. UC San Diego 1.
1 CS 140 Lecture 9 Sequential Networks Professor CK Cheng CSE Dept. UC San Diego.
CS 140 Lecture 8 Sequential Networks Professor CK Cheng CSE Dept. UC San Diego.
CSE 140L Lecture 4 Flip-Flops, Shifters and Counters Professor CK Cheng CSE Dept. UC San Diego.
CS 140 Lecture 13 Combinational Standard Modules Professor CK Cheng CSE Dept. UC San Diego 1.
CSE 140L Lecture 6 Interface and State Assignment Professor CK Cheng CSE Dept. UC San Diego 1.
CS 140 Lecture 4 Combinational Logic: K-Map Professor CK Cheng CSE Dept. UC San Diego 1.
CS 140 Lecture 18 Professor CK Cheng 12/3/02. Standard Sequential Modules 1.Register 2.Shift Register 3.Counter.
Shift Registers Lecture L6.6 Section Bit Shift Register.
CS 140L Lecture 9 Professor CK Cheng 6/03/02. transistors modules sequential machine system 1.Adders, Muxes 2.F-Fs and counters 3.Finite State Machine.
CS370 Counters. Overview °Counter: A register that goes through a prescribed series of states °Counters are important components in computers. °Counters.
ECE 331 – Digital System Design Counters (Lecture #18)
CS 140 Lecture 5 Professor CK Cheng CSE Dept. UC San Diego.
CS 140L Lecture 7 Transformation between Mealy and Moore Machines Professor CK Cheng CSE Dept. UC San Diego.
CS 140 Lecture 5 Professor CK Cheng CSE Dept. UC San Diego 1.
CS 140 Lecture 9 Professor CK Cheng 10/24/02. Sequential Network 1.Components F-Fs 2.Specification D Q Q’ CLK.
CSE 140 Lecture 15 System Designs Professor CK Cheng CSE Dept. UC San Diego 1.
CS 140L Lecture 4 Professor CK Cheng 10/22/02. 1)F-F 2)Shift register 3)Counter (Asynchronous) 4)Counter (Synchronous)
Electronics Technology
Counters.
Digital Systems I EEC 180A Lecture 15 Bevan M. Baas Tuesday, November 20, 2007.
Asynchronous Counter © 2014 Project Lead The Way, Inc.Digital Electronics.
Counter Section 6.3.
Flip Flops. Clock Signal Sequential logic circuits have memory Output is a function of input and present state Sequential circuits are synchronized by.
Lecture 27 Counters Give qualifications of instructors: DAP
Electronics Technology
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Lecture 17 Dr. Shi Dept. of Electrical and Computer Engineering.
Counters. November 5, 2003 Introduction: Counters  Counters are circuits that cycle through a specified number of states.  Two types of counters: 
Digital Design Lectures 11 & 12 Shift Registers and Counters.
Sequential Logic Combinatorial components: the output values are computed only from their present input values. Sequential components: their output values.
CS 352 : Computer Organization and Design University of Wisconsin-Eau Claire Dan Ernst Latches & Flip-Flops.
Lecture 7: Sequential Networks CSE 140: Components and Design Techniques for Digital Systems Fall 2014 CK Cheng Dept. of Computer Science and Engineering.
Registers; State Machines Analysis Section 7-1 Section 5-4.
Counters and Registers Synchronous Counters. 7-7 Synchronous Down and Up/Down Counters  In the previous lecture, we’ve learned how synchronous counters.
Modulo-N Counters According to how they handle input transitions –Synchronous –Asynchronous.
CSE 140: Components and Design Techniques for Digital Systems Lecture 7: Sequential Networks CK Cheng Dept. of Computer Science and Engineering University.
CSE 140 Lecture 13 Combinational Standard Modules Professor CK Cheng CSE Dept. UC San Diego 1.
3 BIT DOWN COUNTER SUBJECT: DIGITAL ELECTONICS CODE: COLLEGE: BVM ENGINEERING COLLEGE COLLEGE CODE:008 ELECTRONICS & TELECOMMUNICATION DEPT.
Dept. of Electrical Engineering
1 CS 352 Introduction to Logic Design Lecture 6 Ahmed Ezzat Latches, Flip/Flops, Registers, and Counters Ch-11 + Ch-12.
1 Modeling Synchronous Logic Circuits Debdeep Mukhopadhyay Associate Professor Dept of Computer Science and Engineering NYU Shanghai and IIT Kharagpur.
Shift Register Counters
Synchronous Counters, ripple counter & other counters Lecture 2
CSE 140 Lecture 13 System Designs
CSE 140 Lecture 8 Sequential Networks
CSE 140 Lecture 14 System Designs
CSE 140 Lecture 16 System Designs
CSE 140 Lecture 15 System Designs
Shift Registers Lecture L8.6 Section 8.3.
Lecture 6: Universal Gates
CS 140 Lecture 19 Standard Modules
CS 140 Lecture 15 Sequential Modules
CSE 140 Lecture 16 System Designs II
Professor CK Cheng CSE Dept. UC San Diego
CS 140L Lecture 7 Transformation between Mealy and Moore Machines
Presentation transcript:

CS 140L Lecture 5 Professor CK Cheng CSE Dept. UC San Diego

Counters Synchronous counters Johnson counters Odd Length counters

Synchronous Counter D Q D Q D Q CLK C(t+1) = C’(t) B(t+1) = B(t) + C(t) A(t+1) = A(t) + (B(t)C(t)) A B C A(t+1) B(t+1) C(t+1) A BC

1.There are two things to keep track of: cost vs. performance. 2.For example, the synchronous counter has better performance but higher costs due to the added gates. On the other hand, the asynchronous counter is easier to implement. 3.As the length of the counter increases, the cost increases, since the number of gates increases. Synchronous vs Asynchronous Counters

Johnson Counter: A Shifter with An Inverted Feedback Loop D Q CLK CLR D Q D Q Q’ ABC Time Steps A B C 1)Given n flip-flops, we have 2n states. Much less than previous counters. But Johnson is fast! 2)Only one output changes (low power). 3)Each output has n clock width (symmetrical). 4)Reset is needed. (ie, starts with 010, the counter ends up as 010->101->010->101)

Odd Length Walking – Ring Counter A Shifter with Twisted Feedback Loops J K CLR Q Q’ J K Q J K Q ABC Time Steps A B C J A K A A (t+1) 0 0 A(t) A’(t) n JK F-Fs => 2n-1 states The counter works itself back to the proper sequence.

Pseudo Random Sequencer n = 4, length = 15 D Q CLK D Q D Q D Q