JEM upgrades and optical data transmission to FEX for Phase 1 Andi E. & Uli S. Uli Schäfer 1.

Slides:



Advertisements
Similar presentations
Uli Schäfer Trigger Status JEP (JET/ENERGY PROCESSOR) Komponenten JEM0 (JET/ENERGY MODULE) -Hardware -Firmware JEM1 nächste Tests / Termine Production.
Advertisements

GOLD Generic Opto Link Demonstrator Uli Schäfer 1.
JFEX Uli Schäfer 1 Mainz. Jet processing Phase-0 jet system consisting of Pre-Processor Analogue signal conditioning Digitization Digital signal processing.
Uli Schäfer JEM Status and Test Results Hardware status JEM0 Hardware status JEM1 RAL test results.
Uli Schäfer JEM Status and plans Hardware status JEM0 Hardware status JEM1 Plans.
GOLD Generic Opto Link Demonstrator Uli Schäfer 1.
Phase-0 Topological Processor Uli Schäfer Johannes Gutenberg-Universität Mainz Uli Schäfer 1.
L1Calo – towards phase II Mainz upgraders : B.Bauss, V.Büscher, R.Degele, A.Ebling, W.Ji, C.Meyer, S.Moritz, U.Schäfer, C.Schröder, E.Simioni, S.Tapprogge.
Programmable logic devices / tools Programmable logic devices are digital logic devices, providing combinatorial logic (gates, look-up tables) and flip-flops.
High-speed optical links and processors for the ATLAS Level-1 Calorimeter Trigger upgrade B.Bauss, V.Büscher, R.Degele, A.Ebling, W.Ji, C.Meyer, S.Moritz,
ATLAS L1 Calorimeter Trigger Upgrade - Uli Schäfer, MZ -
GOLD Status and Phase-1 Plans Andi E. & Uli S. Uli Schäfer 1.
Phase-0 topological processor Uli Schäfer Johannes Gutenberg-Universität Mainz Uli Schäfer 1.
Level-1 Topology Processor for Phase 0/1 - Hardware Studies and Plans - Uli Schäfer Johannes Gutenberg-Universität Mainz Uli Schäfer 1.
Phase-1 with new JEP Uli Schäfer Johannes Gutenberg-Universität Mainz Uli Schäfer 1.
Uli Schäfer 1 S-L1Calo upstream links architecture -- interfaces -- technology.
Uli Schäfer 1 (Not just) Backplane transmission options Upgrade will always be in 5 years time.
Phase-1 with new JEP Uli Schäfer Johannes Gutenberg-Universität Mainz Uli Schäfer 1.
Uli Schäfer 1 Mainz L1Calo upgrade activities news – BLT hardware/firmware status.
Uli Schäfer 1 JEM: Status and plans Pre-Production modules Status Plans.
Uli Schäfer 1 JEM PRR Design changes Post-FDR tests FDR issues.
Uli Schäfer 1 (Not just) Backplane transmission options.
Uli Schäfer JEM0 hardware history and status JEM - The next iteration : many questions, few answers test plans and time scale.
Samuel Silverstein Stockholm University L1Calo upgrade hardware planning + Overview of current concept + Recent work, results.
Uli Schäfer 1 JEM1: Status and plans Hardware status Firmware status Plans.
Uli Schäfer 1 JEM: Status and plans Pre-Production modules Status Plans.
Uli Schäfer JEM Status and plans Firmware -Algorithms -Tools -Status Hardware -JEM1 -Status Plans.
Uli Schäfer 1 JEM: Status and plans JEM1.2 Status Test results Plans.
Uli Schäfer 1 (Not just) Backplane transmission options Uli, Sam, Yuri.
Uli Schäfer 1 JEM1: Status and plans JEM1.1 Status Plans.
Uli Schäfer 1 CP/JEP backplane test module What’s the maximum data rate into the S-CMM for phase-1 upgrade ?
Uli Schäfer 1 Production modules Status Plans JEM: Status and plans.
Target Control Electronics Upgrade 08/01/2009 J. Leaver P. Smith.
Uli Schäfer 1 JEM1: Status and plans Hardware status Firmware status Plans.
Hardware status GOLD Generic Opto Link Demonstrator Uli Schäfer 1.
Uli Schäfer JEM Status and plans RAL test results Hardware status Firmware Plans.
Uli Schäfer JEM hardware / test JEM0 test programme Mainz standalone RAL sub-slice test JEM re-design Heidelberg slice test.
Uli Schäfer 1 Production and QA issues Design Modules have been designed, with schematic capture and layout, in Mainz (B.Bauss) Cadence design tools, data.
Uli Schäfer 1 JEM1: Status and plans power Jet Sum R S T U VME CC RM ACE CAN Flash TTC JEM1.0 status JEM1.1 Plans.
Uli Schäfer 1 (Not just) Backplane transmission options.
Uli Schäfer JEM Status and plans Firmware Hardware status JEM1 Plans.
Uli Schäfer 1 JEM: Status and plans Production / commissioning Plans.
Uli Schäfer JEM Status and plans Algorithms Hardware JEM0, JEM1 Tests Plans.
Uli Schäfer 1 Production modules Status Plans JEM: Status and plans.
JFEX Uli Schäfer 1 Mainz. Jet processing Phase-0 jet system consisting of Pre-Processor Analogue signal conditioning Digitization Digital signal processing.
FEX Uli Schäfer, Mainz 1 L1Calo For more eFEX details see indico.cern.ch/getFile.py/access?contribId=73&sessionId=51&resId=0&materialId=slides&confId=
JEP HW status and FW integration plans Uli Schaefer and Pawel Plucinski Johannes-Gutenberg Universitaet Mainz Stockholm University.
Topology System Uli Schäfer 1 B.Bauß, V.Büscher, W.Ji, U.Schäfer, A.Reiß, E.Simioni, S.Tapprogge, V.Wenzel.
Atlas L1Calo CMX Card CMX is upgrade of CMM with higher capacity 1)Inputs from JEM or CPM modules – 40 → 160Mbps (400 signals) 2)Crate CMX to System CMX.
L1Topo Status & Plans Uli Schäfer 1 B.Bauß, V.Büscher, W.Ji, S.Krause, S.Moritz, U.Schäfer, A.Reiß, E.Simioni, S.Tapprogge, V.Wenzel.
Hardware status GOLD Generic Opto Link Demonstrator Assess the use of optical backplane connectivity for use on L1Calo Uli Schäfer 1.
Uli Schäfer 1 JEM configurator progress FPGAs are RAM-based programmable logic devices Need to be loaded with a ‘configuration’ after power-up, so as to.
L1Topo-phase0 Uli Schäfer 1. Topo GOLD successfully used to explore technologies and initially verify 6.4Gb/s link integrity over moderate length electrical.
JFEX baseline Uli Schäfer 1 Uli. Intro: L1Calo Phase-1 System / Jets Uli Schäfer 2 CPM JEM CMX Hub L1Topo ROD JMM PPR From Digital Processing System CPM.
Uli Schäfer 1 JEM Status and plans Hardware -JEM1 -Status Firmware -Algorithms -Status Plans.
CMX status and plans Yuri Ermoline for the MSU group Level-1 Calorimeter Trigger Joint Meeting CERN, October 2012,
Status and planning of the CMX Wojtek Fedorko for the MSU group TDAQ Week, CERN April , 2012.
ATLAS Trigger / current L1Calo Uli Schäfer 1 Jet/Energy module calo µ CTP L1.
The ATLAS Global Trigger Processor U. Schäfer Phase-2 Upgrade Uli Schäfer 1.
JFEX Uli Schäfer 1 Mainz. L1Calo Phase-1 System Uli Schäfer 2 CPM JEM CMX Hub L1Topo ROD JMM PPR From Digital Processing System CPM JEM CMX Hub L1Topo.
JFEX Uli Schäfer 1 Mainz. L1Calo Phase-1 System Uli Schäfer 2 CPM JEM CMX Hub L1Topo ROD JMM PPR From Digital Processing System CPM JEM CMX Hub L1Topo.
L1Topo post review Uli Schäfer 1 Observations, options, effort, plans Uli.
Samuel Silverstein, SYSF ATLAS calorimeter trigger upgrade work Overview Upgrade to PreProcessor MCM Topological trigger.
L1Topo Hardware Status & Plans Uli Schäfer 1 B.Bauß, V.Büscher, U.Schäfer, E.Simioni, S.Tapprogge, A. Vogel.
Uli Schäfer 1 Mainz R&D activities. Uli Schäfer 2 MZ R&D BLT has been built and tested (backplane transmission only). A few minor issues were found. Possible.
ATLAS calorimeter and topological trigger upgrades for Phase 1
Generic Opto Link Demonstrator
Run-2  Phase-1  Phase-2 Uli / Mainz
L1Calo Joint Meeting Introduction
(Not just) Backplane transmission options
Presentation transcript:

JEM upgrades and optical data transmission to FEX for Phase 1 Andi E. & Uli S. Uli Schäfer 1

Phase 1 – plans : JEP Journey to prehistory: JEP comprising 32 JEMs JEM is modular system Large and empty main board Seven mezzanine modules JEP conceived ~ Y2K Detailed design and production in 2003/6 Expected to run until phase 2 (202x) Maintenance issue FPGA design tools / device support (ISE 10.1) Spare modules and electronic components Number of spare mainboards seems adequate right now Mezzanine modules of some concern Input modules had been rather difficult to procure in sufficient quantities due to production issues Problems with cleaning / drying procedure after assembly A few modules had died early Situation seems stable currently No experience with long term operation of home built modules yet  Think about replacement JEMs, built in recent technology Consider different partitioning of functionality into modules Uli Schäfer 2

Current JEM : components and data paths Uli Schäfer 3 FPGAs and mezzanines Real-time and DAQ paths

How to renew the Jet/Energy processor… Initially: Increase JEM optical output capacity (real-time!) by renewal of low- cost G-link daughter modules. Add option to downgrade JEMs to fixed functionality, non software configurable fibre driver modules via an alternative FPGA configuration Increase hadronic data path bandwidth so as to allow for finer granularity on jet/energy processing (.1×.1) Options under discussion with Heidelberg Renewal of JEM input daughter modules incl. electrical ~850 Mb/s input capability Equalization circuitry FPGA-internal de-serialization Bunch crossing demultiplexing (as on cluster processor) Optical data transmission from current PPr / nMCM Add feature extractor Supply with electromagnetic data from Digital PreProcessor Supply with hadronic data from renewed JEM daughters / nMCM Several fex options have been discussed: two distinct fex crates, electromagnetic/jet fexes interspersed in same crate/backplane,… Important: Keep current JEP running while new hardware being commissioned Eventually switch to improved jet/energy trigger Uli Schäfer 4

Reworked JEM: components and data paths Uli Schäfer 5 opto real-time and DAQ paths opto

Phase-1 upgrade with new JEP Uli Schäfer 6

News from Mainz Firmware / on-line software: … Mainz are keeping students busy writing code Large fraction of some initial version of the framework is done. Eagerly awaiting first tests on the real thing… The GOLD saga: Production from mid June, 6 weeks lead time… PCB production had been suspended at manufacturer for couple of weeks due to general problems with electroplating of PCBs with narrow structures After that problem had been resolved we were promised the PCBs for Sep. 02 Errors found at electrical test PCBs re-done. Should have arrived by end of last week Yesterday: PCBs are electrically tested ok. Machined and posted…  Uli Schäfer 7

The GOLD ! (the first PCB) Arrived at 12:00 today 2 nd copy had died when being machined + 3 weeks for assembly… Uli Schäfer 8