Trigger System Functions Master/Slave Operation –Located in Readout Boards’ BE-FPGA, but only active as Master in one slot. –Master controls asynchronous.

Slides:

Advertisements

Similar presentations

XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 4 December 2008 Martin Postranecky Matt Warren, Matthew Wing.

Advertisements

XFEL C+C HARDWARE : REQUIREMENTS 1) To receive, process and store Timing Signals from TR ( Timing Receiver ) in same crate : - 5 MHz Bunch CLOCK - Bunch.

Μ TCA Crate Timing Receiver Crate Processor 100 MHz Clock Start/Info/Stop Bunch Veto FEE Status C+C Master FEE C+C Fanout Slave FEE 5MHz Clock Trigger.

XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 18 February 2010 Martin Postranecky, Matt Warren, Matthew Wing.

XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 22 October 2009 Martin Postranecky, Matt Warren, Matthew Wing.

XFEL 2D Pixel Clock and Control System Train Builder Meeting, DESY 18 February 2010 Martin Postranecky, Matt Warren, Matthew Wing.

XFEL 2D Pixel Clock and Control System Train Builder Meeting, MANNHEIM 02 July 2009 Martin Postranecky, Matt Warren, Matthew Wing.

XFEL 2D Pixel Clock and Control System. 2 OUTLINE June meeting at DESY June meeting at DESY C&C Hardware structure C&C Hardware structure C&C Firmware.

01/11/2002SNS Software Final Design Review1 V123S Event Link Encoder, Transmission System and PLL Receiver Thomas M. Kerner (BNL) SNS Global Controls.

Programmable Interval Timer

Flip-Flops, Registers, Counters, and a Simple Processor

23 October 2003Matthew Warren - Trigger Module Update - RAL1 CALICE CIRC BE-FPGA Trigger Module Update Matthew Warren University College London 23 October.

ALICE Trigger System Features Overall layout Central Trigger Processor Local Trigger Unit Software Current status On behalf of ALICE collaboration:D. Evans,

RPC Electronics Status Overall system TDC –Digitizing frequency issue (determine the bin size of the TDC value) Discriminator test result Trigger module.

28 August 2002Paul Dauncey1 Readout electronics for the CALICE ECAL and tile HCAL Paul Dauncey Imperial College, University of London, UK For the CALICE-UK.

6 June 2002UK/HCAL common issues1 Paul Dauncey Imperial College Outline: UK commitments Trigger issues DAQ issues Readout electronics issues Many more.

Uli Schäfer 1 JEM: Status and plans JEM1.2 Status Test results Plans.

HCAL FIT 2002 HCAL Data Concentrator Status Report Gueorgui Antchev, Eric Hazen, Jim Rohlf, Shouxiang Wu Boston University.

Uli Schäfer 1 JEM1: Status and plans power Jet Sum R S T U VME CC RM ACE CAN Flash TTC JEM1.0 status JEM1.1 Plans.

MICE Tracker Readout Increased Data Readout Rate VLSB Development 16 AFE II t boards 8 Visible Light Photon Counter (VLPC) cassettes 4 cryostats.

29 January 2004Paul Dauncey - CALICE DAQ1 UK ECAL Hardware Status David Ward (for Paul Dauncey)

David Nelson STAVE Test Electronics July 1, ATLAS STAVE Test Electronics Preliminary V3 Presented by David Nelson.

Unit 12 Registers and Counters Ku-Yaw Chang Assistant Professor, Department of Computer Science and Information Engineering Da-Yeh.

SEQUENTIAL CIRCUITS USING TTL 74XX ICS

NS Training Hardware. System Controller Module.

3/7/05A. Semenov Batch-by-Batch Intensity Monitor 1 Two-Channel Batch by Batch Intensity Monitor for Main Injector BBI.

Trigger Supervisor (TS) J. William Gu Data Acquisition Group 1.TS position in the system 2.First prototype TS 3.TS functions 4.TS test status.

The GANDALF Multi-Channel Time-to-Digital Converter (TDC)  GANDALF module  TDC concepts  TDC implementation in the FPGA  measurements.

Mircea Bogdan, 5/21/041 Chicago TDC Design and Implementation Mircea Bogdan (UC)

Prototype Test of SPring-8 FADC Module Da-Shung Su Wen-Chen Chang 02/07/2002.

ATLAS SCT/Pixel TIM FDR/PRR 28 July 2004 Firmware - Matt Warren1 Physics & Astronomy HEP Electronics Matthew Warren John Lane, Martin Postranecky TIM Firmware.

Top Level View of Computer Function and Interconnection.

PHENIX upgrade DAQ Status/ HBD FEM experience (so far) The thoughts on the PHENIX DAQ upgrade –Slow download HBD test experience so far –GTM –FEM readout.

Micro-Research Finland Oy Timing System Modules Jukka Pietarinen EPICS Collaboration Meeting, Argonne, June 2006.

LNL 1 SLOW CONTROLS FOR CMS DRIFT TUBE CHAMBERS M. Bellato, L. Castellani INFN Sezione di Padova.

HBD FEM the block diagram preamp – FEM cable Status Stuffs need to be decided….

11 October 2002Matthew Warren - Trigger Board CDR1 Trigger Board CDR Matthew Warren University College London 11 October 2002.

Electronic System Design GroupInstrumentation DepartmentR. Halsall, S. Taghavirad et alRutherford Appleton Laboratory5 March 2003 Delay FPGA I/O Clock40.

11th March 2008AIDA FEE Report1 AIDA Front end electronics Report February 2008.

CPT Week, April 2001Darin Acosta1 Status of the Next Generation CSC Track-Finder D.Acosta University of Florida.

First ideas for the Argontube electronics Shaper, simulations Block Diagram for analog path Delta Code Data Reduction Bus system, Controller Max.

2 4 Dec 2008C+C Crate Layout CC Master TCLKA TCLKB RX17 TX17 RX18 TX18 RX19 TX19 RX20 TX20 (wired-OR) Bunch Clock FE Clock (99MHz) Trig (Start) EncClock.

SNS Integrated Control System Timing Clients at SNS DH Thompson Epics Spring 2003.

C. Combaret DIF_GDIF_MDIF_D ASU 6x 24 HR2 ASU USB Hub RPi USB2 DCC SDCC RPi USB 1 hub+Rpi for 4 cassettes 1 DCC for 8 cassettes (1 spare) Trigger.

Rome 4 Sep 04. Status of the Readout Electronics for the HMPID ALICE Jose C. DA SILVA ALICE.

Features of the new Alibava firmware: 1. Universal for laboratory use (readout of stand-alone detector via USB interface) and for the telescope readout.

Instrumentation DepartmentCCLRC Rutherford Appleton Laboratory28 March 2003 FED Project Plan 2003 FED Project aiming to satisfy 2 demands/timescales: Module.

3/3/991 Minutes from the fall 98 DAQ meetings: TOF crate will always be running in the single event mode Silicon crate may pipeline several (4?) events.

FED RAL: Greg Iles5 March The 96 Channel FED Tester What needs to be tested ? Requirements for 96 channel tester ? Baseline design Functionality.

TELL-1 and TDC board: present status and future plans B. Angelucci, A. Burato, S. Venditti.

FPGA firmware of DC5 FEE. Outline List of issue Data loss issue Command error issue (DCM to FEM) Command lost issue (PC with USB connection to GANDALF)

DAQ/Trigger System proposal for the Angra Neutrino Detector Herman Lima Jr (18 May 2006) Centro Brasileiro de Pesquisas Físicas.

10 July 2003Matthew Warren - Trigger Module Update1 CALICE ‘FEDROB’ BE-FPGA Trigger Module Update Matthew Warren University College London 10 July 2003.

Trigger Meeting: Greg Iles5 March The APV Emulator (APVE) Task 1. –The APV25 has a 10 event buffer in de-convolution mode. –Readout of an event =

Connector Differential Receiver 8 Channels 65 MHz 12 bits ADC FPGA Receive/buffer ADC data Format triggered Events Generate L1 Primitives Receive timing.

Different Microprocessors Tamanna Haque Nipa Lecturer Dept. of Computer Science Stamford University Bangladesh.

11 October 2002Paul Dauncey - CDR Introduction1 CDR Introduction and Overview Paul Dauncey Imperial College London.

TPC electronics Status, Plans, Needs Marcus Larwill April

Scott Mandry, EUDET JRA1 Meeting, DESY 30 th January ISIS1 Testbeam EUDET JRA1 Meeting, DESY 30 th January 2008 Scott Mandry LCFI Collaboration.

Ba A B B1 FADC B2 SD_FP FLEX_I/O ROC VME64x A: [ HELICITY, HELICITY_FLIP ] (NIM or ECL) Port 1 Port 2 a: [ HELICITY, HELICITY_FLIP ] (LVDS) B: [ HELICITY_TRIGGER,

Amsterdam, Oct A. Cotta Ramusino, INFN Ferrara 1 EUDRB: status report and plans for interfacing to the IPHC’s M26 Summary: EUDRB developments.

16th May 2007 MICE tracker phone meeting 1 Setup test bench/ Installation DATE Hideyuki Sakamoto 16 th May 2007 MICE phone meeting.

ATLAS SCT/Pixel TIM FDR/PRR28 June 2004 TIM Requirements - John Lane1 ATLAS SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics John.

General Tracker Meeting: Greg Iles4 December Status of the APV Emulator (APVE) First what whyhow –Reminder of what the APVE is, why we need it and.

Electronic System Design GroupInstrumentation DepartmentR. Halsall, S. Taghavirad et alRutherford Appleton Laboratory5 March 2003 CMS Tracker FED Firmware.

PRAD DAQ System Overview

FIGURE 5.1 Block diagram of sequential circuit

SYEN 3330 Digital Systems Chapter 7 – Part 1 SYEN 3330 Digital Systems.

Programmable Interval Timer

Presentation transcript:

Trigger System Functions Master/Slave Operation –Located in Readout Boards’ BE-FPGA, but only active as Master in one slot. –Master controls asynchronous Trigger feed-through. –Trigger fanned-out to other Readout Boards via backplane pins and custom connections. –Receives Trigger again as Slave. VME Interface: –Trigger system controlled via VME registers/memory. Digitiser: Stores incoming signals prior to trigger: –Allows pre-trigger ‘environment’ to be stored with event data. Veto Logic: –Inhibits Triggers while busy, protects against double-triggers.

Trigger System Functions (Continued) Interfaces to other slots and external devices: –May have back-of-crate card to provide fan-out & connector. –Some signals can generate interrupts (BeamOn/Off). –Able to delay outgoing external Triggers (~5ns steps). Stand-alone functions: –Periodic/Random Trigger, Clock generator. Sequencer/Sink - Play/Record (pre-)trigger events: –16kBytes (clock periods) deep - pending FPGA utilisation. –Good for repeatability and fast trigger testing (sync. only). –Sink stores outgoing signals - provides software testability.

4x PreTrigger 1x BeamOn 4x Activity 1x Veto 8x Trigger Delayed Trig 1 Delayed Trig 8 ‘Sequencer’ + ‘Sink’ 16KByte RAM ‘Digitiser’ 32bit Shift Registers (x9) Edge Detect Beam On Sync + Enable 6x Spare 1x Spare SEQ VME Veto Sync + Enable Pre-Trigger Sync + Enables Internal Trig Osc + Randomiser Activity Sync + Enables 4x SR SEQ VME 4x SR SEQ VME SR VME Trigger Gate Generate VME IRQ SEQ VME Width/ Delay Trigger Sync IRQ SINK VME Trigger Latch,Veto START STOP START STOP J2 EXT NIM 16 In J0 LVDS 5 In VME J0 LVDS 2 Out 1x Trigger 1x Clock 3x Spare J2 BP LVDS 8 Out EXT NIM 16 Out 4x Trigger 1x Clock VME 8 x Counter Delays Clock Control BE FPGA - Trigger System 4x Spare VME 40MHz 160MHz (v4 - 22/9/2003) Trigger System Functional Diagram

Trigger/Event Data Integration FE-BE Control & Transfer Front-End Data Trigger Processor Pre-Triggers Event Data Store Trigger Data Store Readout Data Block Header Block (Trig)Data Block (Event) Trig Backplane Data Transfer Readout Data Block Select & Build

Trigger Status External Interface: Mostly specified. Requires back-of-crate cable/board system finalised. Trigger Processing System: Outline complete. Requirements understood. Overall code structure in place, but nuts-and-bolts not coded. More work required on asynchronous trigger transfer skew. Simulation of not started. Integration with existing firmware: Started. Able to edit existing FED design in HDL Designer. Register Read/Write path understood. Coupling to event data block header not understood.