7.10 e 7.11 Contadores com reset Contadores BCD, em anel e Johnson
Figure 7.26 A modulo-6 counter with synchronous reset 1 Enable D Q D Q 1 1 D Q 2 2 Load Clock Clock (a) Circuit Clock Q Q 1 Q 2 Count 1 2 3 4 5 1 (b) Timing diagram Figure 7.26 A modulo-6 counter with synchronous reset
Figure 7.27 A modulo-6 counter with asynchronous reset 1 T Q T Q T Q Q Q Q 1 2 Clock Q Q Q (a) Circuit Clock Q Q 1 Q 2 Count 1 2 3 4 5 1 2 (b) Timing diagram Figure 7.27 A modulo-6 counter with asynchronous reset
Figure 7.28 A two-digit BCD counter 1 Enable D Q D Q 1 1 BCD D Q 2 2 D Q 3 3 Load Clock Clock Clear Enable D Q D Q 1 1 BCD D Q 1 2 2 D Q 3 3 Load Clock Figure 7.28 A two-digit BCD counter
Figure 7.29 Ring counter
yo y1 y2 y3 w1 wo En Q1 Qo Clk Clear
Figure 7.30 Johnson counter Q Q Q 1 n – 1 D Q D Q D Q Q Q Q Reset Clock Figure 7.30 Johnson counter