School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland Course Tutor Dr R E Hurley Northern Ireland Semiconductor Research.

Slides:



Advertisements
Similar presentations
MICROWAVE FET Microwave FET : operates in the microwave frequencies
Advertisements

Display Systems and photosensors (Part 2)
Intel’s Low Power Technology
by Alexander Glavtchev
MURI 1 Rutgers Advanced Gate Stacks and Substrate Engineering Eric Garfunkel and Evgeni Gusev Rutgers University Departments of Chemistry and Physics Institute.
6.1 Transistor Operation 6.2 The Junction FET
School of Electrical and Electronic Engineering Queens University Belfast, N.Ireland Course Tutor Dr R E Hurley Northern Ireland Semiconductor Research.
Course: Analog Circuit Design Time schedule: Tu We Th Office hours: Tu Exams: Feb. (2), Jun.-Jul. (2), Sep.
Metal Oxide Semiconductor Field Effect Transistors
Derek Wright Monday, March 7th, 2005
1 Microelectronics Processing Course - J. Salzman - Jan Microelectronics Processing Oxidation.
High-K Dielectrics The Future of Silicon Transistors
ITRS 2003 Front End Processing Challenges David J. Mountain *Gate Stack Leff Control *Memory Cells Dopant Control Contacts *Starting Material FEP Grand.
Lecture 15 OUTLINE MOSFET structure & operation (qualitative)
Outline Introduction – “Is there a limit?”
Thin film deposition techniques II. Chemical Vapor deposition (CVD)
The Deposition Process
PEALD/CVD for Superconducting RF cavities
Semiconductor Devices 27
EE 466: VLSI Design Lecture 03.
MOS Capacitors MOS capacitors are the basic building blocks of CMOS transistors MOS capacitors distill the basic physics of MOS transistors MOS capacitors.
1 Atomic Layer Deposition (ALD) Presented by Myo Min Thein EE 518 Class Presentation, Penn State Spring 2006 Instructor: Dr. J. Ruzyllo.
Semiconductor Device and Processing Technology
Strain Effects on Bulk Ge Valence Band EEL6935: Computational Nanoelectronics Fall 2006 Andrew Koehler.
Adam Kueltzo Thornton Fractional North High School July 30 th, 2009 University of Illinois at Chicago Advanced Materials Research Laboratory (AMReL) Mentors:
Reliability of ZrO 2 films grown by atomic layer deposition D. Caputo, F. Irrera, S. Salerno Rome Univ. “La Sapienza”, Dept. Electronic Eng. via Eudossiana.
Silicon – On - Insulator (SOI). SOI is a very attractive technology for large volume integrated circuit production and is particularly good for low –
OXIDE AND INTERFACE TRAPPED CHARGES, OXIDE THICKNESS
1. A clean single crystal silicon (Si) wafer which is doped n-type (ColumnV elements of the periodic table). MOS devices are typically fabricated on a,
Properties of HfO 2 Deposited on AlGaN/GaN Structures Using e-beam Technique V. Tokranov a, S. Oktyabrsky a, S.L. Rumyantsev b, M.S. Shur b, N. Pala b,c,
Limitations of Digital Computation William Trapanese Richard Wong.
SEMINAR PRESENTATION ON IC FABRICATION PROCESS
指導教授:劉致為 博士 學生:魏潔瑩 台灣大學電子工程學研究所
Feb 2007Stith1 Semiconductors Material, Components, and Manufacture Joseph Stith February 2007.
Introduction to CMOS VLSI Design CMOS Fabrication and Layout Harris, 2004 Updated by Li Chen, 2010.
Introduction Amorphous arrangement of atoms means that there is a possibility that multiple Si atoms will be connected Amorphous arrangement of atoms means.
ISAT 436 Micro-/Nanofabrication and Applications Thermal Oxidation David J. Lawrence Spring 2004.
UNIT I MOS TRANSISTOR THEORY AND PROCESS TECHNOLOGY
Introduction EE1411 Manufacturing Process. EE1412 What is a Semiconductor? Low resistivity => “conductor” High resistivity => “insulator” Intermediate.
Novel Metal-Oxide-Semiconductor Device
CORPORATE INSTITUTE OF SCIENCE & TECHNOLOGY, BHOPAL DEPARTMENT OF ELECTRONICS & COMMUNICATIONS NMOS FABRICATION PROCESS - PROF. RAKESH K. JHA.
45nm Processors & Beyond A Presentation On By Ajaypal Singh Dhillon Kurukshetra university.
1 Materials Beyond Silicon Materials Beyond Silicon By Uma Aghoram.
CMOS VLSI Fabrication.
Fowler-Nordheim Tunneling in TiO2 for room temperature operation of the Vertical Metal Insulator Semiconductor Tunneling Transistor (VMISTT) Lit Ho Chong,Kanad.
Introduction to semiconductor technology. Outline –6 Junctions Metal-semiconductor junctions –6 Field effect transistors JFET and MOS transistors Ideal.
© 2012 Eric Pop, UIUCECE 340: Semiconductor Electronics ECE 340 Lecture 38 MOS capacitor Threshold Voltage Inversion: at V > V T (for NMOS), many electrons.
Metal-oxide-semiconductor field-effect transistors (MOSFETs) allow high density and low power dissipation. To reduce system cost and increase portability,
CMOS FABRICATION.
Atomic Layer Deposition - ALD
Course: Analog Circuit Design Time schedule: Mo We Th Office hours: We Exams: Feb. (2), Jun.-Jul. (2), Sep.
Field Effect Transistor (FET)
ALD Oxides Ju Hyung Nam, Woo Shik Jung, Ze Yuan, Jason Lin 1.
Mukhtar Hussain Department of Physics & Astronomy King Saud University, Riyadh
05-1 Digital Integrated Circuits 05: Advanced Fabrication & Lithography Revision
CHAPTER 6: MOSFET & RELATED DEVICES CHAPTER 6: MOSFET & RELATED DEVICES Part 1.
UNIT II : BASIC ELECTRICAL PROPERTIES
L ECE 4243/6243 Fall 2016 UConn F. Jain Notes Chapter L11 (page ). FET Operation slides Scaling Laws of FETs (slides 9-22)
Atomic Layer Deposition (ALD)
Revision CHAPTER 6.
by Alexander Glavtchev
Metal nanoparticle embedded floating gate memory based on MoS2 with polymer tunneling dielectric layer. Myung Hun Woo1, Byung Chul Jang1, Junhwan Choi2,
6.3.3 Short Channel Effects When the channel length is small (less than 1m), high field effect must be considered. For Si, a better approximation of field-dependent.
EMT362: Microelectronic Fabrication CMOS ISOLATION TECHNOLOGY Part 1
Strained Silicon MOSFET
Thermal oxidation Growth Rate
Modern Semiconductor Devices for Integrated Circuits (C. Hu)
Ionic liquid gating of VO2 with a hBN interfacial barrier
CSE 87 Fall 2007 Chips and Chip Making
Beyond Si MOSFETs Part 1.
Presentation transcript:

School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland Course Tutor Dr R E Hurley Northern Ireland Semiconductor Research Centre School of Electrical & Electronic Engineering The Queen’s University of Belfast

School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland 2. The future of silicon Life left in silicon? New materials

School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland Silicon advantages Silicon is strong and cheap. (III-V and Ge expensive). Si bonds cleanly to oxide. (Passivation (H) techniques exist for dangling bonds (free electrons). Can make large ultra-flat wafers. Silicon can still be used with new dielectrics (HfO2) and gate materials.

School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland Advantages of silicon oxide Grown by simple exposure to oxygen gas or water vapor at elevated temperatures, (until recently remained the gate insulator of choice). Success based on the wonderful properties of the silicon/silicon dioxide interface. (This interface has only about cm −2 electrically active defects). After a simple passivating hydrogen exposure, cm −2 defects remain— only one defect for every 100,000 interface atoms!

School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland Scaling of the SiO2 gate oxide over tech. generations ½ pitch DRAM

School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland 45 nm is the point where problems arise and this is being reached now. SiO2 has become too thin to prevent leakage (→ heat dissipation problems, breakdown) At 10Å tunnelling current densities reach > 100 A/cm 2 !

School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland TEM of 12Å SiO2 gate oxide at the 90nm logic technology High resolution TEM by INTEL

School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland High resolution TEM by INTEL TEM of SiO2 at 8Å gate width

School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland 15 nm Si transistors with 0.8 nm SiO 2 gates Experimental NMOS Inversion split CV measurements

School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland Leakage measurements at 8Å gate width Inversion gate leakage current density v. volts, Vg

School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland SiO2 creates big heat dissipation problems. SiO2 has run out of atoms! Find a new dielectric with high k When SiO2 gets very thin

School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland Direct tunnelling causes leakage For the same capacitance, C = ε 0 κA/t t can be increased for higher κ This eliminates tunnelling To compare with silicon, the equivalent oxide thickness (EOT) is defined as: EOT = (3.9/κ)t (highk) Scaling with high k dielectric

School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland Gate leakage for high-k dielectric compared to SiO 2 Accumulation gate leakage for high- k/metal gates and SiO2/ polySi gates

School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland Some possible high-k materials

School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland High-k candidates summary

School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland MOCVD system for HfO2 Vapours introduced react with heat on surface

School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland

School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland Deposition by Atomic Layer Deposition, ALD A two stage process with cleaning and purging cycles Clean surface 1.Admit a pulse of H 2 O (forms OH groups) Purge with nitrogen and pump 2.Admit a pulse of metal precursor, Mx y ( e.g. HfCl 4 ) (react with OH to leave metal on surface)

School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland

School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland e.g. A(s) = oxygen, B(s) = Hf

School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland Precursor Metal H2O Oxygen Cl Schematic of deposition process

School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland

School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland QUB System

School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland QUB System

School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland

School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland Inside the QUB system

School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland Gates were traditionally polysilicon High k and polysilicon gate causes problems: 1.surface defects affect Fermi level at interface →high unpredictable Vt. 2.Optical phonon interactions (polarizable dielectric →reduced mobility in channel) Metal gates can solve these problems. Problem areas with high-k dielectrics

School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland

School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland

School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland INTEL transistor characteristics Si/highk/metal gate Saturation drain current is good

School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland Way forward with silicon 1.Create quality interface to dielectric 2.Grow new type of dielectric (High k) 3.Re-engineer transistor to make it work 4.Solve production problems and build

School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland

School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland Silicon transistor at 22 nm using silicon (INTEL)

School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland BICMOS