INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #6.

Slides:



Advertisements
Similar presentations
Malaviya National Institute of Technology
Advertisements

FABRICATION PROCESSES
Process Flow : Overhead and Cross Section Views ( Diagrams courtesy of Mr. Bryant Colwill ) Grey=Si, Blue=Silicon Dioxide, Red=Photoresist, Purple= Phosphorus.
CMOS Fabrication EMT 251.
Advanced Manufacturing Choices
CMOS Process at a Glance
CHAPTER 9: PHOTOLITHOGRAPHY.
ECE/ChE 4752: Microelectronics Processing Laboratory
Lithography – Basic Concept
Photolithography. Outline Motivation History  Photolithography Methods and Theories  Preparation and Priming  Spin-Coating  Photoresists  Soft-baking.
Vicki Bourget & Vinson Gee April 23, 2014
Photolithography Photolithography is the transfer of patterns, circuits, device structures, etc. to a substrate or wafer using light and a mask.
Fabrication of p-n junction in Si Silicon wafer [1-0-0] Type: N Dopant: P Resistivity: Ω-cm Thickness: µm.
Advanced Manufacturing Choices ENG Spring 2015, Class 6 Photolithography 6/9/2015.
For the exclusive use of adopters of the book Introduction to Microelectronic Fabrication, Second Edition by Richard C. Jaeger. ISBN © 2002.
Design and Implementation of VLSI Systems (EN1600) lecture04 Sherief Reda Division of Engineering, Brown University Spring 2008 [sources: Sedra/Prentice.
1 N/P-Channel MOSFET Fabrication By Assoc. Prof Dr. Uda Hashim School of Microelectronic Enginnering KUKUM FOX N-Well Arsenic Implant LDD As+ S/D Implant.
The Physical Structure (NMOS)
Design and Implementation of VLSI Systems (EN0160) Sherief Reda Division of Engineering, Brown University Spring 2007 [sources: Sedra/Prentice Hall, Saint/McGrawHill,
Lecture #51 Lecture #5 – VLSI Design Review zPhotolithography zPatterning Silicon zProcess steps used are: yStarts with Si wafer yThermal oxidation yPhotoresist.
ACTFEL Alternating Current Thin Film Electroluminescent Lamps.
YoHan Kim  Thin Film  Layer of material ranging from fractions of nanometer to several micro meters in thickness  Thin Film Process 
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #5.
Device Fabrication Example
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 Manufacturing Process I Dr. Shiyan Hu Office: EERC 518 Adapted and modified from Digital Integrated.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #7. Etching  Introduction  Etching  Wet Etching  Dry Etching  Plasma Etching  Wet vs. Dry Etching  Physical.
NANOSCALE LITHOGRAPHY MICHAEL JOHNSTON 4/13/2015.
Lecture 4 Photolithography.
Lithographic Processes
Micro-fabrication.
CS/EE 6710 CMOS Processing. N-type Transistor + - i electrons Vds +Vgs S G D.
Fabrication of Active Matrix (STEM) Detectors
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #2. Chip Fabrication  Silicon Ingots  Wafers  Chip Fabrication Steps (FEOL, BEOL)  Processing Categories 
Nano/Micro Electro-Mechanical Systems (N/MEMS) Osama O. Awadelkarim Jefferson Science Fellow and Science Advisor U. S. Department of State & Professor.
1. A clean single crystal silicon (Si) wafer which is doped n-type (ColumnV elements of the periodic table). MOS devices are typically fabricated on a,
SEMINAR ON IC FABRICATION MD.ASLAM ADM NO:05-125,ETC/2008.
II-Lithography Fall 2013 Prof. Marc Madou MSTB 120
SEMINAR PRESENTATION ON IC FABRICATION PROCESS
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 Manufacturing Process Dr. Shiyan Hu Office: EERC 731 Adapted and modified from Digital Integrated.
Introduction to CMOS VLSI Design CMOS Fabrication and Layout Harris, 2004 Updated by Li Chen, 2010.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #3. Diffusion  Introduction  Diffusion Process  Diffusion Mechanisms  Why Diffusion?  Diffusion Technology.
Introduction to Wafer fabrication Process
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #4. Ion Implantation  Introduction  Ion Implantation Process  Advantages Compared to Diffusion  Disadvantages.
Norhayati Soin 05 KEEE 4425 WEEK 8 2/9/2005 LECTURE 10: KEEE 4425 WEEK 8 CMOS FABRICATION PROCESS.
NanoFab Trainer Nick Reeder June 28, 2012.
Introduction EE1411 Manufacturing Process. EE1412 What is a Semiconductor? Low resistivity => “conductor” High resistivity => “insulator” Intermediate.
Center for Materials for Information Technology an NSF Materials Science and Engineering Center Optical Lithography Lecture 13 G.J. Mankey
IC Processing. Initial Steps: Forming an active region Si 3 N 4 is etched away using an F-plasma: Si3dN4 + 12F → 3SiF 4 + 2N 2 Or removed in hot.
ISAT 436 Micro-/Nanofabrication and Applications Photolithography David J. Lawrence Spring 2004.
CORPORATE INSTITUTE OF SCIENCE & TECHNOLOGY, BHOPAL DEPARTMENT OF ELECTRONICS & COMMUNICATIONS NMOS FABRICATION PROCESS - PROF. RAKESH K. JHA.
LITHOGRAPHY IN THE TOP-DOWN PROCESS - BASICS
CMOS VLSI Fabrication.
CMOS FABRICATION.
Antenna Project in Cameron clean room Wafer preparation, conductor deposition, photolithography.
Definition History Fabrication process Advantages Disadvantages Applications.
CMOS Fabrication EMT 251.
Equipment and technological processes for manufacturing GaAs MMICs LITHOGRAPHY ONE TALK 3 1.
Wisconsin Center for Applied Microelectronics
Photolithography Photolithography is the transfer of patterns, circuits, device structures, etc. to a substrate or wafer using light and a mask.
CMOS Fabrication CMOS transistors are fabricated on silicon wafer
Prof. Jang-Ung Park (박장웅)
Lithography.
Manufacturing Process I
Lecture 4 Fundamentals of Multiscale Fabrication
VLSI System Design LEC3.1 CMOS FABRICATION REVIEW
Silicon Wafer cm (5’’- 8’’) mm
Manufacturing Process I
LITHOGRAPHY Lithography is the process of imprinting a geometric pattern from a mask onto a thin layer of material called a resist which is a radiation.
Manufacturing Process I
Photolithography.
Presentation transcript:

INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #6

Lithography Introduction Lithography Photolithography Photoresist Process Types of Photoresist Photomask Clean Rooms Lithography

Introduction (Chip Fabrication Cycle)

Introduction (Processes) Oxidation Diffusion Ion Implantation Deposition Etching Lithography Deposition Removal Patterning Modification of electrical properties Introduction (Processes)

Lithography Lithography is the process of transferring patterns drawn on a mask to a thin layer of radiation sensitive material (resist) covering the surface of the material to be etched (oxide or metal). The main equipment is optical ultraviolet unit (UV wavelength 200 to 400 nm). In this case the mask is called photomask (PM), the resist is called photoresist (PR) and the process is called photolithography.

Lithography Patterning process consists of mask design, mask fabrication and wafer printing.

Lithography In case of X-ray (wavelength 0.2 to 5 nm) the resist is called X-ray resist and the process is called X-ray lithography. In electron-beam (EB) lithography (wavelength ≈ 0.1 nm) using EB resist. The shorter the radiation wavelength the smaller the feature size that can be produced. Since the EB radiates very small spots, no mask is needed and direct exposure of the EB resist is carried out (serial exposure of the resist or direct writing on the resist).

Lithography When masks are used (photo- and X-ray- lithography), we irradiate the whole resist surface using parallel exposure. EB lithography is used when the product volume is small because masks are very expensive to fabricate. Masks are themselves fabricated by EB lithography for shaping chromium metallic layer deposited on quartz transparent supports. Masks are only used to reproduce very large number of wafers exceeding 10000.

As processing equipment and technologies become more advanced, transistor size shrinks In the 70’s, 8 Now, 0.02 This is due to advancement in lithography . Each layer of dopant or material has its own layout (15 – 20 mask). Lithography

Photolithography Photolithography is the heart of integrated circuit processing. It is the method used to transfer the individual circuit design knowledge onto the silicon wafer. Probably one half of the wafer fabrication costs go into obtaining proper photolithography. The basic elements consist of: An Align and Expose Tool Masks containing design information Photo-sensitive Resist

Basics of Photolithography Silicon Wafer with Silicon Dioxide SiO2 To be etched Silicon Wafer

Basics of Photolithography Apply photo resist Photoresist SiO2 Silicon Wafer

Basics of Photolithography Apply photomask Photomask SiO2 Silicon Wafer

Basics of Photolithography Apply Ultraviolet Light Silicon Wafer SiO2 Photomask Decreasing feature size require the use of shorter λ

Basics of Photolithography Develop photoresist Silicon Wafer SiO2

Basics of Photolithography Etch Silicon Dioxide Silicon Wafer SiO2

Basics of Photolithography Strip Photoresist Silicon Wafer SiO2

Photoresist Process This flow chart shows the typical process used for VLSI Lithography.

Photoresist Process 1. Substrate Cleaning and Preparation The surface is as clean as possible immediately after a high temp operation. Acid cleaning may be necessary if wafers sit for a long time.

Photoresist Process 2. Wafer Coating The goal of coating is to apply a uniform, defect free film of photoresist over The entire wafer. Spin Coating is used for VLSI accelerate the wafer - fast spin at constant speed to get uniform thickness Before spin After spin PR Wafer PR Chuck

Photoresist Process 3. Pre-Bake (Soft-Bake) The Soft-Baked is used to: Drive off solvent from resist. (reduced to ~5%) Improve adhesion and anneal stresses in resist Typical process Temp is 90-100°C Ovens Convection oven - Very stable over time. ~ 30 min IR oven - Most popular. 3-4 min. Hot plate - very effective for single wafers.

Photoresist Process 4. Expose To produce the desired photochemical effects in the shortest time possible. Time is important because: Wafers are individually processed Align machines are expensive However, short times usually mean lower resolution. Exposure to UV light chemically changes the resist Silicon Wafer SiO2 Photomask

Photoresist Process 5. Develop Silicon Wafer SiO2 Development removes the unwanted photoresist. Positive Resist - Area exposed is removed Negative Resist - Area not exposed is removed

Photoresist Process 6. Post-Bake 100-120°C 30 minutes Hardens Resist Prior to Etch Temperature is critical Too high a Temp (>120°C) causes resist to flow Extra high Temp (>180°C) causes resist to lift.

Photoresist Process 7. Inspection The object of this inspection is to verify the photoresist is acceptable prior to etch. A complete rework can now be performed if the photoresist is not acceptable.

Photoresist Process 8. Etch Silicon Wafer SiO2 Dry Plasma Etch is commonly used in commercial manufacturing lines. We use Wet Etch with acids because of the cost and flexibility of the process.

Photoresist Process 9. Strip It is a complete removal of the Photoresist. Dry Plasma Strip in O2 is commonly used in commercial manufacturing lines. We use Wet Chemical Strip in special solvents because of the cost and flexibility of the process. Silicon Wafer SiO2

Photoresist Process PHOTORESIST AREA

Types of Photoresist

Photomask The pattern to be etched on the wafer surface is drawn on the pohtomask Photomasks are made from chromium Many masks are needed in recent CMOS technologies. The # of masks depends on the process complexity

Clean Rooms Photolithography must be carried out in a clean room otherwise dust particles causing fabrication errors. The total number of dust particle are controlled with temp and humidity. Clean rooms standards: Class 100 < 100 pp ft3 (0.5µ) Class 10 < 10 pp ft3 (0.5µ) Class 1 < 1 pp ft3 (0.5µ)

Thanks Many thanks to Prof. Hany Fikry and Prof Wael Fikry for their useful materials that help me to prepare this presentation.