PRESENTATION#1. Introduction Motivation Key Research Labs Future Goals Applications Published Research Conclusion.

Slides:

Advertisements

Similar presentations

1 2 nd AMICSA Workshop – 1 & 2 September 2008 Linearity Performances Measurement of a Low Power 14-bit A / D Converter, tested in Representative Conditions.

Advertisements

Analog-to-Digital Converter (ADC) And

1 Power Management for High- speed Digital Systems Tao Zhao Electrical and Computing Engineering University of Idaho.

DIGITALLY ASSISTED ANALOG CIRCUITS PRESENTATION By Sohaib Saadat Afridi MS (EE) SEECS NUST 1.

Quasi-Passive Cyclic DAC Gabor C. Temes School of EECS Oregon State University.

WATERLOO ELECTRICAL AND COMPUTER ENGINEERING 40s: Circuits 1 WATERLOO ELECTRICAL AND COMPUTER ENGINEERING 40s Circuits Department of Electrical and Computer.

The Design of a Delta Sigma Modulator Presented by: Sameh Assem Ibrahim 24-July-2003.

Mixed Signal Chip Design Lab Analog-to-Digital Converters Jaehyun Lim, Kyusun Choi Department of Computer Science and Engineering The Pennsylvania State.

Pixel-level delta-sigma ADC with optimized area and power for vertically-integrated image sensors 1 Alireza Mahmoodi and Dileepan Joseph University of.

Design and Implementation a 8 bits Pipeline Analog to Digital Converter in The Technology 0.6 μm CMOS Process Eri Prasetyo.

DNC, GEC & Non-linear Interpolation DNC, GEC & Non-linear interpolation A Review of ”A Digitally Enhanced 1.8V 15-bit 40-MSample/s CMOS.

RMO4C-2 A Low-Noise 40-GS/s Continuous-Time Bandpass ΔΣ ADC Centered at 2 GHz Theo Chalvatzis and Sorin P. Voinigescu The Edward S. Rogers Sr. Department.

Current-Mode Multi-Channel Integrating ADC Electrical Engineering and Computer Science Advisor: Dr. Benjamin J. Blalock Neena Nambiar 16 st April 2009.

NSoC 3DG Paper & Progress Report

1 A New Successive Approximation Architecture for Low-Power Low-Cost A/D Converter IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL.38, NO.1, JANUARY 2003 Chi-sheng.

Storey: Electrical & Electronic Systems © Pearson Education Limited 2004 OHT 26.1 Data Acquisition and Conversion  Introduction  Sampling  Signal Reconstruction.

Mixed Signal Integrated Circuit Design

Why prefer CMOS over CCD? CMOS detector is radiation resistant Fast switching cycle Low power dissipation Light weight with high device density Issues:

Introduction to Analog-to-Digital Converters

Chapter 1 - Introduction to Electronics Introduction Microelectronics Integrated Circuits (IC) Technology Silicon Chip Microcomputer / Microprocessor Discrete.

A Low-Power 4-b 2.5 Gsample/s Pipelined Flash Analog-to-Digital Converter Using Differential Comparator and DCVSPG Encoder Shailesh Radhakrishnan, Mingzhen.

Department of Electrical & Computer Engineering 1 ES585a - Computer Based Power System Protection Course by Dr.T.S.Sidhu - Fall 2005 Class discussion presentation.

Wireless RF Receiver Front-end System – Wei-Liang Chen Wei-Liang Chen Wireless RF Receiver Front-end System Yuan-Ze University, VLSI Systems Lab

A Wideband CMOS Current-Mode Operational Amplifier and Its Use for Band-Pass Filter Realization Mustafa Altun *, Hakan Kuntman * * Istanbul Technical University,

Data Converters ELEC 330 Digital Systems Engineering Dr. Ron Hayne

Graduate Category: Engineering and Technology Degree Level: Ph.D. Abstract ID# 122 On-Chip Spectral Analysis for Built-In Testing and Digital Calibration.

By Grégory Brillant Background calibration techniques for multistage pipelined ADCs with digital redundancy.

1HSSPG Georgia Tech High Speed Image Acquisition System for Focal-Plane-Arrays Doctoral Dissertation Presentation by Youngjoong Joo School of Electrical.

A Novel 2.4 GHz CMOS Class-E Power Amplifier with Efficient Power Control for Wireless Communications R. Meshkin, A. Saberkari*, and M. Niaboli Department.

FE8113 ”High Speed Data Converters”. Part 2: Digital background calibration.

Improvement of Accuracy in Pipelined ADC by methods of Calibration Techniques Presented by : Daniel Chung Course : ECE1352F Professor : Khoman Phang.

CSE 598A Project Proposal James Yockey

1 A CMOS 5-GHz Micro-Power LNA 指導教授 : 林志明教授學生 : 黃世一 Hsieh-Hung Hsieh and Liang-Hung Lu Department of Electrical Engineering and Graduate Institute of.

A 14-b 100-MS/s Pipelined ADC With a Merged SHA and First MDAC Byung-Geun Lee, Member, IEEE, Byung-Moo Min, Senior Member, IEEE, Gabriele Manganaro, Senior.

FE8113 ”High Speed Data Converters”. Part 2: Digital background calibration.

DESIGN OF LOW POWER CURRENT-MODE FLASH ADC

Presentation Outline Motivation Objectives

Adviser : Hwi-Ming Wang Student : Wei-Guo Zhang Date : 2009/7/14

RFIC – Atlanta June 15-17, 2008 RMO1C-3 An ultra low power LNA with 15dB gain and 4.4db NF in 90nm CMOS process for 60 GHz phase array radio Emanuel Cohen.

High-Performance Analog-to-Digital Converters: Evolution and Trends

1 A 69-mW 10-bit 80-MSample/s Pipelined CMOS ADC 班級 : 積體所碩一學生 : 林義傑 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 38, NO. 12, DECEMBER 2003.

1 A Cost-Efficient High-Speed 12- bit Pipeline ADC in 0.18-m Digital CMOS Terje Nortvedt Andersen, Bj ø rnar Hernes, Member, IEEE, Atle Briskemyr, Frode.

指導老師:林志明學生:黃政德系級:積體所研一

1 An Intelligent Power Amplifier MMIC Using a New Adaptive Bias Control Circuit for W-CDMA Applications 指導教授 : 林志明系級 : 積體所研一姓名 : 黃政德 IEEE JOURNAL OF.

McGill Increasing the Time Dynamic Range of Pulse Measurement Techniques in Digital CMOS Applications of Pulse Measurement: Duty-Cycle Measurement Pulsed.

12/14/2010Sophia University Solid –State Circuits & Devices Laboratory 1 A low-power delta-sigma modulator using dynamic-source-follower integrators Ryoto.

Charge Measurement Using Commercial Devices Jinyuan Wu, Zonghan Shi For CKM Collaboration. Jan

L.Royer – Calice Manchester – Sept A 12-bit cyclic ADC dedicated to the VFE electronics of Si-W Ecal Laurent ROYER, Samuel MANEN LPC Clermont-Ferrand.

Analog to Digital Converters

BeamCal Electronics Status FCAL Collaboration Meeting LAL-Orsay, October 5 th, 2007 Gunther Haller, Dietrich Freytag, Martin Breidenbach and Angel Abusleme.

Figure Analog-to-digital conversion.. Figure The DAC output is a staircase approximation to the original signal. Filtering removes the sharp.

Outline Abstract Introduction Bluetooth receiver architecture

M. Atef, Hong Chen, and H. Zimmermann Vienna University of Technology

1 Progress report on the LPSC-Grenoble contribution in microelectronics (ADC + DAC) J-Y. Hostachy, J. Bouvier, D. Dzahini, L. Galin-Martel, E. Lagorio,

High Gain Transimpedance Amplifier with Current Mirror Load By: Mohamed Atef Electrical Engineering Department Assiut University Assiut, Egypt.

Transient Waveform Recording Utilizing TARGET7 ASIC

Hongda Xu1, Yongda Cai1, Ling Du1, Datao Gong2, and Yun Chiu1

Charge sensitive amplifier

High Efficiency RF Power Amplification for 3G Mobile Communications Lázaro Marco, Thesis Advisor: Eduard Alarcón (UPC) Dragan Maksimović (University.

B.Sc. Thesis by Çağrı Gürleyük

EE 442 POWER ELECTRONICS I Introduction Dr. Said A. Deraz

Signal Encoding Techniques

High speed pipelined ADC + Multiplexer for CALICE

S-D analog to digital conversion

A Low Power Readout ASIC for Time Projection Chambers in 65nm CMOS

Oversampling A/D Conversion

ADC Architecture Flash ADC Pipeline ADC Successive Approximation ADC

Today (4/7/16) Learning objectives: Comb basis set functions (7.9)

A 12 bit 50 MS/s Dual Channel Time Domain Two Step ADC

A 12 bit 50 MS/s Dual Channel Time Domain Two Step ADC

Presentation transcript:

PRESENTATION#1

Introduction Motivation Key Research Labs Future Goals Applications Published Research Conclusion

Digitally Assisted Analog Circuits. This term was used first as a research title in 2004 [1].

Progress in digital circuits has outpaced performance growth in analog circuits High speed Higher device density Low power consumption scalable, synthesizable, and self-testable Signal processing predominantly done in digital domain Problems in analog circuits Non-linearity Device specific noise Limitations in accuracy and speed.

Reduce power consumption[2] Reduced mismatch between different processes[2]. Remove the need for accurate settling time[2]. Higher speeds.[2] Design amplifiers that do not require constant biasing [2].

The digital assistance for analog circuits are required for: Analog to Digital Converters Power Amplifiers Direct conversion receivers Delta Sigma Modulators

Dr. Boris Murmann of the Electrical Engineering Department at Stanford University, USA. Dr. Joel L. Dawson at Dawson Research Group, MIT,USA. mtl.mit.edu/~jldawson/research_group/people.html Dr. Christian Vogel at Graz University of Technology, Austria.

"A 12-bit 75-MS/s pipelined ADC using open-loop residue amplification. "by Murmann, B. and B. E. Boser (2005). IEEE Journal of Solid-State Circuits. Cited by 262 “Digitally assisted analog circuits” by B Murmann; - Micro, IEEE, Cited by 39. “A 5-GHz 20-dBm power amplifier with digitally assisted AM-PM correction in a 90-nm CMOS process” by Palaskas, Y. Taylor;- IEEE Journal of Solid-State Circuits Aug Cited by 19. “Efficiency improvement techniques at low power levels for linear CDMA and WCDMA power amplifiers” by T Fowler, K Burger, NS Cheng,Radio Frequency Integrated Circuits (RFIC) Symposium, Cited by 61

Digital circuits will dominate future technologies. Digital assistance will help improve analog circuit to achieve low power consumption, high speed and linearity. Based on previous work we have listed some applied work.

[1] Murmann, B. and B. Boser (2004). "Digitally Assisted Analog Integrated Circuits." Queue 2(1): [2] Murmann, B. (2006). "Digitally assisted analog circuits." Micro, IEEE 26(2):