Techniques of tuning the flatband voltage of metal/high-k gate-stack Name: TANG Gaofei Student ID: 20222159 The Hong Kong University of Science and Technology.

Slides:



Advertisements
Similar presentations
by Alexander Glavtchev
Advertisements

6.1 Transistor Operation 6.2 The Junction FET
Treinamento: Testes Paramétricos em Semicondutores Setembro 2012
6.4.3 Effect of real surfaces Departure from the ideal case is due to Work function difference between the doped polysilicon gate and substrate The inevitably.
Derek Wright Monday, March 7th, 2005
Deal-Grove Model Predictions Once B and B/A are determined, we can predict the thickness of the oxide versus time Once B and B/A are determined, we can.
High-K Dielectrics The Future of Silicon Transistors
Spring 2007EE130 Lecture 33, Slide 1 Lecture #33 OUTLINE The MOS Capacitor: C-V examples Impact of oxide charges Reading: Chapter 18.1, 18.2.
Lecture 11: MOS Transistor
Spring 2007EE130 Lecture 35, Slide 1 Lecture #35 OUTLINE The MOS Capacitor: Final comments The MOSFET: Structure and operation Reading: Chapter 17.1.
Spring 2007EE130 Lecture 34, Slide 1 Lecture #34 OUTLINE The MOS Capacitor: MOS non-idealities (cont.) V T adjustment Reading: Chapter 18.3.
Lecture 15 OUTLINE MOSFET structure & operation (qualitative)
TEMPLATE DESIGN © High-k Dielectric Process to Minimize Mobile Ionic Penetration David W. Parent, Eric Basham, Janet Davis.
Nanoscale memory cell based on a nanoelectromechanical switched capacitor EECS Min Hee Cho.
MOS Capacitors ECE Some Classes of Field Effect Transistors Metal-Oxide-Semiconductor Field Effect Transistor ▫ MOSFET, which will be the type that.
Optional Reading: Pierret 4; Hu 3
ECE 431 Digital Circuit Design Chapter 3 MOS Transistor (MOSFET) (slides 2: key Notes) Lecture given by Qiliang Li 1.
MOS Capacitors MOS capacitors are the basic building blocks of CMOS transistors MOS capacitors distill the basic physics of MOS transistors MOS capacitors.
Reliability of ZrO 2 films grown by atomic layer deposition D. Caputo, F. Irrera, S. Salerno Rome Univ. “La Sapienza”, Dept. Electronic Eng. via Eudossiana.
OXIDE AND INTERFACE TRAPPED CHARGES, OXIDE THICKNESS
Capacitance-Voltage of Al 2 O 3 Gate Dielectric by ALD on Enhancement-mode InGaAs MOSFET Y. Xuan, H. C. Lin, P. D. Ye, and G. D. Wilk, “Capacitance-voltage.
Szu-Wei Huang, C-V Lab, GIEE of NTU 1 黃 思 維 F Graduate Institute of Electronics Engineering National Taiwan University Advanced Multi-Gate Technologies.
EXAMPLE 6.1 OBJECTIVE Fp = 0.288 V
Norhayati Soin 06 KEEE 4426 WEEK 3/2 13/01/2006 KEEE 4426 VLSI WEEK 3 CHAPTER 1 MOS Capacitors (PART 2) CHAPTER 1.
IC Process Integration
Advanced Process Integration
Advanced Materials Research Center, AMRC, International SEMATECH Manufacturing Initiative, and ISMI are servicemarks of SEMATECH, Inc. SEMATECH, the SEMATECH.
Characterization of Nanoscale Dielectrics or What characterizes dielectrics needed for the 22 nm node? O. Engstrom 1, M. Lemme 2, P.Hurley 3 and S.Hall.
1 S.K. Dixit 1, 2, X.J. Zhou 3, R.D. Schrimpf 3, D.M. Fleetwood 3,4, S.T. Pantelides 4, G. Bersuker 5, R. Choi 5, and L.C. Feldman 1, 2, 4 1 Interdisciplinary.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #3. Diffusion  Introduction  Diffusion Process  Diffusion Mechanisms  Why Diffusion?  Diffusion Technology.
Lecture 18 OUTLINE The MOS Capacitor (cont’d) – Effect of oxide charges – Poly-Si gate depletion effect – V T adjustment Reading: Pierret ; Hu.
Lecture 23 OUTLINE The MOSFET (cont’d) Drain-induced effects Source/drain structure CMOS technology Reading: Pierret 19.1,19.2; Hu 6.10, 7.3 Optional Reading:
Application of Silicon-Germanium in the Fabrication of Ultra-shallow Extension Junctions of Sub-100 nm PMOSFETs P. Ranade, H. Takeuchi, W.-H. Lee, V. Subramanian,
Lecture 18 OUTLINE The MOS Capacitor (cont’d) – Effect of oxide charges – V T adjustment – Poly-Si gate depletion effect Reading: Pierret ; Hu.
Novel Metal-Oxide-Semiconductor Device
Master Colloquium Field-effect Control of Insulator-metal Transition Property in Strongly Correlated (La,Pr,Ca)MnO 3 Film Ion Liquid (IL) LPCMO channel.
Norhayati Soin 06 KEEE 4426 WEEK 3/2 20/01/2006 KEEE 4426 VLSI WEEK 4 CHAPTER 1 MOS Capacitors (PART 3) CHAPTER MOS Capacitance.
Electric-field Effect on Transition Properties in a Strongly Correlated Electron (La,Pr,Ca)MnO 3 Film Electric Double Layer Transistor Source Drain Gate.
MOS Capacitors UoG-UESTC Some Classes of Field Effect Transistors Metal-Oxide-Semiconductor Field Effect Transistor ▫ MOSFET, which will be the.
Suppression of Random Dopant-Induced Threshold Voltage Fluctuations in Sub-0.1μm MOSFET’s with Epitaxial and δ-Doped Channels A. Asenov and S. Saini, IEEE.
Fowler-Nordheim Tunneling in TiO2 for room temperature operation of the Vertical Metal Insulator Semiconductor Tunneling Transistor (VMISTT) Lit Ho Chong,Kanad.
© 2012 Eric Pop, UIUCECE 340: Semiconductor Electronics ECE 340 Lecture 38 MOS capacitor Threshold Voltage Inversion: at V > V T (for NMOS), many electrons.
Metal-oxide-semiconductor field-effect transistors (MOSFETs) allow high density and low power dissipation. To reduce system cost and increase portability,
UTB SOI for LER/RDF EECS Min Hee Cho. Outline  Introduction  LER (Line Edge Roughness)  RDF (Random Dopant Fluctuation)  Variation  Solution – UTB.
MOS capacitor before joining The metallic gate may be replaced with a heavily doped p+ polysilicon gate. The Fermi energy levels are approximately at.
ALD Oxides Ju Hyung Nam, Woo Shik Jung, Ze Yuan, Jason Lin 1.
MOS CAPACITOR Department of Materials Science & Engineering
Fatemeh (Samira) Soltani University of Victoria June 11 th
CHAPTER 6: MOSFET & RELATED DEVICES CHAPTER 6: MOSFET & RELATED DEVICES Part 1.
MOSCAP Characterization of SNF ALD
UNIT II : BASIC ELECTRICAL PROPERTIES
L ECE 4243/6243 Fall 2016 UConn F. Jain Notes Chapter L11 (page ). FET Operation slides Scaling Laws of FETs (slides 9-22)
Lecture 18 OUTLINE The MOS Capacitor (cont’d) Effect of oxide charges
Revision CHAPTER 6.
by Alexander Glavtchev
6.3.3 Short Channel Effects When the channel length is small (less than 1m), high field effect must be considered. For Si, a better approximation of field-dependent.
EMT362: Microelectronic Fabrication CMOS ISOLATION TECHNOLOGY Part 1
ECE574 – Lecture 3 Page 1 MA/JT 1/14/03 MOS structure MOS: Metal-oxide-semiconductor –Gate: metal (or polysilicon) –Oxide: silicon dioxide, grown on substrate.
MOSFET Scaling ECE G201.
Lecture 16 ANNOUNCEMENTS OUTLINE MOS capacitor (cont’d)
Lecture 19 OUTLINE The MOSFET: Structure and operation
Optional Reading: Pierret 4; Hu 3
Lecture #25 OUTLINE Device isolation methods Electrical contacts to Si
MOS Capacitor Basics Metal SiO2
Lecture 18 OUTLINE The MOS Capacitor (cont’d) Effect of oxide charges
Lecture 19 OUTLINE The MOS Capacitor (cont’d) The MOSFET:
Lecture 19 OUTLINE The MOS Capacitor (cont’d) The MOSFET:
Modern Semiconductor Devices for Integrated Circuits (C. Hu)
Ionic liquid gating of VO2 with a hBN interfacial barrier
Beyond Si MOSFETs Part 1.
Presentation transcript:

Techniques of tuning the flatband voltage of metal/high-k gate-stack Name: TANG Gaofei Student ID: The Hong Kong University of Science and Technology

Outline  Motivation  Device Fabrication  A simple metal/high-k stack process flow  Techniques of tuning flatband voltage  Workfunction  High-k dielectric  Fabrication condition  Summary 2

3 Miniaturize the MOSFET by scaling coefficient SizeScaling coefficient L1/k ε1 tox1/k NA NDK Xj1/k W VT1/k * To ensure constant electric field [1] S. M. Sze, Kwok K. Ng. Physics of semiconductor devices (2008)

4 Why high-k? The thinner oxide will induce more gate leakage! Equivalent Oxide Thickness (EOT) A thinner high-k layer can be equivalent to a thicker SiO2 Gate dielectricAl2O3HfO2La2O3SiO2 Bandgap (eV) Dielectric Constant Other high-k materials: ZrO2, Y2O3, Ta2O5, TiO2, etc [1] Takashi Ando. Ultimate Scaling of High-κ Gate Dielectrics: Higher-κ or Interfacial Layer Scavenging? Materials. P (2012)

5  Poly-Si has a relatively higher resistivity  Boron penetration phenomenon  Vth control by changing doping density  Bad interface quality between poly and high-k material Common materials for gate electrodes: TiN, TaN, W, Mo, NiSi, etc. Why not poly but metal?  Poly-Si close to oxide layer may appear depletion

6 Source/Drain implantation FOX formation N+ SiNx P-Si (100) Gate dielectricAl2O3HfO2La2O3 Bandgap (eV) Dielectric Constant92027 Crystallization Temp ( ℃ ) < Fabrication of NMOSFET with metal/high-k stacks

7 Source/Drain implantation FOX formation High-k film deposition High-k material This step should be in-situ to avoid moisture absorption, because some materials like La2O3 has bad hygroscopic immunity. Fabrication of NMOSFET with metal/high-k stacks

8 Source/Drain implantation FOX formation High-k film deposition Gate electrode formation E-beam evaporation Fabrication of NMOSFET with metal/high-k stacks

9 Source/Drain implantation FOX formation High-k film deposition Gate electrode formation E-beam evaporation Etching, RTA Fabrication of NMOSFET with metal/high-k stacks

10 Source/Drain implantation FOX formation High-k film deposition Gate electrode formation E-beam evaporation Etching, RTA PR Coating Active region lithography Photo Resist Fabrication of NMOSFET with metal/high-k stacks

11 Source/Drain implantation FOX formation High-k film deposition Gate electrode formation E-beam evaporation Etching, RTA Source/drain electrode, liftoff PR Coating Active region lithography Fabrication of NMOSFET with metal/high-k stacks

12 Flatband voltage analysis Here, Φ m, Φ s, Q ox, and C ox are the effective metal WF, semiconductor WF, fixed charges in a dielectric film, and capacitance of a dielectric film. C ~ V Curve

13 Tuning technique 1 EWF control via different gate metal CV characteristics of TmSiO/HfO2 samples employing different gate metals Flatband voltage versus EOT for TmSiO/HfO2 capacitors employing different gate metal [1] E. Dentoni Litta, et al. Effective workfunction control in TmSiO/HfO2 high-k/metal gate stacks. ULIS, p.69 (2014) Flatband voltage shift with gate metal changing.

14 Tuning technique 2 Modulating effective workfunction (EWF) of gate electrode by impurity doping Case: Doping for NiSi-gate electrode [1] J. Kedzierski, et al. Threshold voltage control in NiSi-gated MOSFETs through silicidation induced impurity segregation (SIIS). TED. V. 52, N.1, p.39 (2005)

15 Tuning technique 3 Tuning crystalline microstructures in metal gate electrode. [1] K. Ohmori, et al. Wide Controllability of Flatband Voltage by Tuning Crystalline Microstructures in Metal Gate Electrodes. IEDM. p. 345 (2007).

16 [1] H. C. WEN, et al. Issues associated with p-type band-edge effective work function metal electrodes: Fermi-level pinning and flatband roll-off. VLSI Symp. p. 160 (2007). [2] G. Bersuker, et al. Origin of the Flat-Band Voltage (Vfb) Roll-Off Phenomenon in Metal/High-k Gate stacks. ESSDERC. p. 134 (2008) Tuning technique 4 Changing the equivalent oxide thickness Roll-Off Model 1.R-O increases with higher electrode WF and thicker high-k film. 2.R-O is slightly greater on p-type substrates.

17 Tuning technique 5 Double dielectric films (HfO2/La2O3) It has been reported that La2O3 and Sc2O3 produce negative shift in VFB with respect to HfO2 reference Manabu Adachi. A Novel Flat Band Voltage Tuning for Metal/High-k Gate Stack Structure. Tokyo Institute of Technology, Master thesis (2005) Y. Kim, et al. Electrical characteristics of high-k La2O3 thin film deposited by e-beam evaporation method. Electrochemical Society. Volume 22 (2003)

18 Tuning technique 6 Mixed High-k Incorporation at HfO2/SiO2 Interface When changing concentration of La2O3 from 0 to 1, the ΔV FB can be 0.48V.

19 Tuning technique 6 Mixed High-k Incorporation at HfO2/SiO2 Interface When changing concentration of Sc2O3 from 0 to 1, the ΔV FB can be 0.15V.

20 Tuning technique 7 Anneal temperature changing [1] K. Ohmori, et al. Influences of annealing in reducing and oxidizing ambients on flatband voltage properties of HfO2 gate stack structures. Journal of Applied Physics, v. 101 (2007) FGA: Forming gas anneal OGA: Oxidizing gas anneal With a FGA process, the values of V fb are almost constant, regardless of the difference in WF, mainly due to a complete Fermi level pinning. After an additional OGA process, the largest V fb observed in a temperature range of 250–400 degree is 0.34 V, which is smaller than the WF difference of 0.8 eV.

21 Summary Techniques of tuning the flatband voltage of metal/high-k gate-stack  Metal modulation What metal? What doped in metal? What metal crystalline?  High-k dielectric modulation Dielectric EOT modulation Multi-layer high-k materials Mixed high-k materials incorporated  Fabrication condition Anneal temperature

Thank You!