Potentialities of common-used TDC chips for high-speed event timer design E. Boole, V. Vedin Institute of Electronics and Computer Science, Riga, Latvia.

Slides:



Advertisements
Similar presentations
TDC130: High performance Time to Digital Converter in 130 nm
Advertisements

JLab High Resolution TDC Hall D Electronics Review (7/03) - Ed Jastrzembski.
Tests of CAEN 1190 Multi-hit TDCs Simona Malace Brad Sawatzky and Brian Moffit JLab Hall C Summer Workshop Aug , JLab.
CHALLENGES IN EMBEDDED MEMORY DESIGN AND TEST History and Trends In Embedded System Memory.
Construction and First Results of a Cosmic Ray Telescope M. P. Belhorn University of Cincinnati 12 June 2008.
1 MTD Readout Electronics J. Schambach University of Texas Hefei, March 2011.
Yu. Artyukh, V. Bespal’ko, E. Boole, V. Vedin Institute of Electronics and Computer Science Riga, LATVIA 16th International Workshop on Laser.
PH4705/ET4305: A/D: Analogue to Digital Conversion
Range Measurement Unit Messenger Mercury Laser Altimeter Basic Familiarization.
The 6713 DSP Starter Kit (DSK) is a low-cost platform which lets customers evaluate and develop applications for the Texas Instruments C67X DSP family.
Digital Fundamentals Floyd Chapter 1 Tenth Edition
TOF Electronics Qi An Fast Electronics Lab, USTC Sept. 16~17, 2002.
Technion – Israel Institute of Technology Department of Electrical Engineering Winter 2009 Instructor Amit Berman Students Evgeny Hahamovich Yaakov Aharon.
8254 Programmable Interval Timer
The GANDALF Multi-Channel Time-to-Digital Converter (TDC)  GANDALF module  TDC concepts  TDC implementation in the FPGA  measurements.
© 2008 Cisco Systems, Inc. All rights reserved.Cisco ConfidentialPaper #15 1 Hongshin Jun, Bill Eklow 9/15/2010 BTW10, Fort Collins, CO PCC - Programmable.
GPS based time synchronization of PC hardware Antti Gröhn
SIGMA-DELTA ADC SD16_A Sigma-Delta ADC Shruthi Sujendra.
Berkeley Nucleonics Instrumentation Since 1963…. Management Team David Brown, President 15 Years, BA Management Mel Brown, Director of Finance 45 Years,
CARIOCA (Cern and RIO Current Amplifier). The CARIOCA chip has 8 binary output, therefore DIALOG has 16 PCH as input channels and has up to 8 LCH as output.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals with PLD Programming.
Crystals Oscillators Real-Time-Clocks Filters Precision Timing Magnetics Engineered Solutions Crystals Oscillators Real-Time-Clocks Filters.
Berkeley Nucleonics Instrumentation Since 1963…. Management Team David Brown, President 15 Years, BA Management Mel Brown, Director of Finance 45 Years,
K.C.RAVINDRAN,GRAPES-3 EXPERIMENT,OOTY 1 Development of fast electronics for the GRAPES-3 experiment at Ooty K.C. RAVINDRAN On Behalf of GRAPES-3 Collaboration.
1 “Fast FPGA-based trigger and data acquisition system for the CERN experiment NA62: architecture and algorithms” Authors G. Collazuol(a), S. Galeotti(b),
ICECS 2010 First Order Noise Shaping Time-to-Digital Converter
A 1.25-Gb/s Digitally-Controlled Dual-Loop Clock and Data Recovery Circuit with Improved Effective Phase Resolution Chang-Kyung Seong 1), Seung-Woo Lee.
SNS Integrated Control System Timing Clients at SNS DH Thompson Epics Spring 2003.
NA62 Trigger Algorithm Trigger and DAQ meeting, 8th September 2011 Cristiano Santoni Mauro Piccini (INFN – Sezione di Perugia) NA62 collaboration meeting,
CHES Viktor Fischer Université Jean Monnet, Saint-Etienne, France Miloš Drutarovský Technical University of Košice,
NA62 Gigatracker Working Group Meeting 23 March 2010 Massimiliano Fiorini CERN.
TUH EEG Corpus Data Analysis 38,437 files from the Corpus were analyzed. 3,738 of these EEGs do not contain the proper channel assignments specified in.
KHz-SLR PC Board Eastbourne, October 2005 for kHz SLR Complete PC Board.
(1) Basic Language Concepts © Sudhakar Yalamanchili, Georgia Institute of Technology, 2006.
1 DAQ Update MEG Review Meeting, Feb. 17 th 2010.
Stabilization of the calibration signal frequency Vitaly Stepin Dmitry Stepin Jevgeny Boole.
1 A High-Speed and Wide Detectable Frequency Range Phase Detector for DLLs Babazadeh, H.; Esmaili, A.; Hadidi, K.; NORCHIP, 2009 Digital Object Identifier:
Berkeley Nucleonics Instrumentation Since 1963…. Management Team David Brown, President 15 Years, BA Management Mel Brown, Director of Finance 45 Years,
Floyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd © 2008 Pearson Education Chapter 1.
What is a Microprocessor ? A microprocessor consists of an ALU to perform arithmetic and logic manipulations, registers, and a control unit Its has some.
Digital Control CSE 421.
High Speed Digital Systems Lab Spring/Winter 2010 Project definition Instructor: Rolf Hilgendorf Students: Elad Mor, Ilya Zavolsky Integration of an A/D.
A commercially available digitization system Fotiou Andreas Andreas Fotiou.
Delay-based Spread Spectrum Clock Generator Subramaniam Venkatraman Matthew Leslie University of California, Berkeley EE 241 Final Presentation May 9 th.
S. Bota – Calorimeter Electronics overview - July 2002 Status of SPD electronics Very Front End Review of ASIC runs What’s new: RUN 4 and 5 Next Actions.
J. Ye SMU Joint ATLAS-CMS Opto-electronics working group, April 10-11, 2008 CERN 1 Test Results on LOC1 and Design considerations for LOC2 LOC1 test results:
CERN PH MIC group P. Jarron 07 November 06 GIGATRACKER Meeting Gigatracker Front end based on ultra fast NINO circuit P. Jarron, G. Anelli, F. Anghinolfi,
Update on works with SiPMs at Pisa Matteo Morrocchi.
PHOTOTUBE SCANNING SETUP AT THE UNIVERSITY OF MARYLAND Doug Roberts U of Maryland, College Park.
Digitization at Feed Through Wu, Jinyuan Fermilab Feb
C.Beigbeder, D.Breton, M.El Berni, J.Maalmi, V.Tocut – LAL/In2p3/CNRS L.Leterrier, S. Drouet - LPC/In2p3/CNRS P. Vallerand - GANIL/CNRS/CEA SuperB -Collaboration.
9530 T IMING C ONTROL U NIT Features TCU-1 Key Features 250ps timing resolution with < 50ps jitter 8 independent outputs with full individual programming.
Hugo Furtado CERN - Microelectronics Group 11th Workshop on Electronics for LHC and future Experiments Delay25, an ASIC for timing adjustment in LHC Delay25.
"North American" Electronics
DAQ ACQUISITION FOR THE dE/dX DETECTOR
Jinfan Chang Experimental Physics Center , IHEP Feb 18 , 2011
KRB proposal (Read Board of Kyiv group)
L. Ratti, M. Manghisoni Università degli Studi di Pavia INFN Pavia
Low Jitter PLL clock frequency multiplier
FPGA implementation of a multi-channels, 1 ns time resolution, multi-hit TDC Lorenzo Iafolla Lorenzo Iafolla SuperB Workshop.
Hellenic Open University
Maintaining Data Integrity in Programmable Logic in Atmospheric Environments through Error Detection Joel Seely Technical Marketing Manager Military &
Introduction to data converters
Introduction to data converters
Hellenic Open University
Digital Computer Electronics TTL
Digital Fundamentals Floyd Chapter 1 Tenth Edition
8253 – PROGRAMMABLE INTERVAL TIMER (PIT). What is a Timer? Timer is a specialized type of device that is used to measure timing intervals. Timers can.
西村美紀(東大) 他 MEGIIコラボレーション 日本物理学会 第73回年次大会(2018年) 東京理科大学(野田キャンパス)
Orsay Talks Christophe : General questions and future developments.
Presentation transcript:

Potentialities of common-used TDC chips for high-speed event timer design E. Boole, V. Vedin Institute of Electronics and Computer Science, Riga, Latvia.

Introduction Basically commercially available TDC chips are not meant for continuous event timing. Nevertheless it is of interest to use their most attractive features (high speed, low power consumption, extended functionality, etc) for designing of true event timers. In this report we consider potentialities and actual performance of high-speed Event Timer based on application of high- performance TDC-GPX from Acam-messelectronic Gmbh.

TDC-GPX has additional restarting circuitry internally allowing the measurement range extension up to 1.28 ms but not more. The main problem to be solved The main drawback of typical TDC chips is that they are implemented according to the traditional time interval measurement technique and have a limited time interval measurement range. It means that they cannot be used directly to build true Event Timers. The offered by the manufacturer simple way to extend the measurement range by an external counter can not be easily realized due to the problems with correct data reading at high event rates. What has been done by us?

Marker event insertion circuitry for time scale extension One measurement input of the TDC is assigned as a specific marker input. The MSB of the restart counter is delayed and then is fed into this input. The marker input is configured for accepting both positive and negative edges. In this way we insert specific marker events into the output digital data stream. The following constructing of single-valued time scale could be done either by the controller block firmware or by PC software where the data finally come in most of applications. The firmware or software detects the marker measurement data blocks and constructs the extension time scale simply as a variable to use for composing resultant time stamps.

Event timer implementation Research has resulted in a pilot model of high-speed event timer (HSET) with unlimited range of time measurement. User’s Application

There are noticeable non-linearity errors in the beginning of time interval range caused mainly by cross-talk between input channels. After ns of time intervals the non-linearity errors become negligible small. Non-linearity in time interval measurement between adjacent events Evaluation of HSET characteristics

Nonlinearity in event time measurement The graph reflects the nonlinearity of the TDC’s discrete interpolator over 4 periods of its operation. Evaluation of HSET characteristics

RMS resolution vs. aggregate input event rate The main reason of the resolution degradation is the on-chip PLL performance degradation caused by internally induced noises Evaluation of HSET characteristics RMS resolution considerably varies from 60 ps to 310 ps depending on the amount of emploied channels and aggregate event rate.

HSET features - 6 independent event measurement channels (4 primary channels and 2 TAG channels) - 90 ps typical RMS resolution (at event rate up to 5 MHz) ns dead time (each channel), - No limitations for different channels, rising/falling edges accepted - Limitless measurement range - Up to 150 MHz burst rate (each channel, up to 32 events in one burst) - Up to 2.5K-event bursts at 40 MHz aggregate for all channels - Average measurement rate (aggregate for all channels) – 5M-events/s - Triggering – external (rising or falling edge) or internal (from the PC) - Programmable thresholds for input signals (+/- 1.25V with 0.6mV step) - 2 independent internal programmable gates – from 0 ns to 419 ms, step 25 ns - Internal time base 40 MHz with long term stability +/- 0.5 ppm - Accepts an external 10 MHz reference signal, onboard low jitter PLL - Fire (stimulus) generator with the period range from 1  sec to 1678 ms (step 0.1  s)

Conclusions Generally it can be concluded that some of currently available commercial TDC chips (such as TDC-GPX) are applicable for event timer designs that target the applications where compact implementation and high rate of multi-channel event timing are mostly needed. As for the achievable resolution, it is not up to the mark (especially at very high event rates); the existing limitations are caused by imperfectness of TDC-chip realization. It seems that a custom design of a TDC chip, specifically tailored for building the true event timers (in cooperation with a manufacturer), may lead to much better results. The event timer (HSET) designed in the framework of the presented research offers a good price/performance ratio as compared to the commercially available devices of such kind. We hope that this can make it (or its options) attractive for the applications related to Laser Ranging.