Concertation meeting,10.-11. September 2002Oliver Schreer1 VIRTUE – VIRtual Team User Environments Oliver Schreer Heinrich-Hertz-Institute, Berlin Germany.

Slides:



Advertisements
Similar presentations
6-April 06 by Nathan Chien. PCI System Block Diagram.
Advertisements

A Natural Interactive Game By Zak Wilson. Background This project was my second year group project at University and I have chosen it to present as it.
Philips Research ICS 252 class, February 3, The Trimedia CPU64 VLIW Media Processor Kees Vissers Philips Research Visiting Industrial Fellow
Tae-wan You, Seoul National University, Korea
Ascendent's Fusion 360 hybrid platform creates a true hybrid surveillance system by utilizing the advantages of Analog, Megapixel, and IP technologies.
1 iHome Automation System Home Automation System Team: Million Dollar Contingency Regiment Adam Doehling Chris Manning Ryan Patterson.
StreamBlade SOE TM Initial StreamBlade TM Stream Offload Engine (SOE) Single Board Computer SOE-4-PCI Rev 1.2.
TANDBERG Content Server January Organizational Challenges Corporations have struggled in the past:  Achieving unified communications within a global.
The Real Time Streaming Protocol (RTSP)
Video transmission using USRP
Department of Electrical and Computer Engineering He Zhou Hui Zheng William Mai Xiang Guo Advisor: Professor Patrick Kelly ASLLENGE.
Super Fast Camera System Performed by: Tokman Niv Levenbroun Guy Supervised by: Leonid Boudniak.
Wireless Ethernet AT-Rover Group 1 Beau Cook, Barry Greenwood, Danny Martin, Matt Patella, Ian Petrie.
CHEP04 - Interlaken - Sep. 27th - Oct. 1st 2004T. M. Steinbeck for the Alice Collaboration1/27 A Control Software for the ALICE High Level Trigger Timm.
Parallel JPEG2000 Compression System Performed by: Dmitry Sezganov, Vitaly Spector Instructor: Stas Lapchev, Artyom Borzin.
1 PC Audio 2 Sound Card  An expansion board that enables a computer to receive, manipulate and output sounds.
1 Component Description Alice 3d Graphics Software Human Computer Interaction Institute Carnegie Mellon University Prepared by: Randy Pausch,
T.Sharon-A.Frank 1 Multimedia Various Applications.
Processor Frequency Setting for Energy Minimization of Streaming Multimedia Application by A. Acquaviva, L. Benini, and B. Riccò, in Proc. 9th Internation.
Virtual Reality Virtual Reality involves the user entering a 3D world generated by the computer. To be immersed in a 3D VR world requires special hardware.
Overview Presentation MKT-CODE-P-001E. Introduction Single Channel Codec designed to increase the flexibility of NetVu Connected analogue/IP CCTV networks.
HW/SW CODESIGN OF THE MPEG-2 VIDEO DECODER Matjaz Verderber, Andrej Zemva, Andrej Trost University of Ljubljana Faculty of Electrical Engineering Trzaska.
Hardware Specialised Devices
Webcast strategy for ARISS events Gianpietro Ferrario – IZ2GOJ.
GigE Knowledge. BODE, Company Profile Page: 2 Table of contents  GigE Benefits  Network Card and Jumbo Frames  Camera - IP address obtainment  Multi.
Multimedia Communication
In the name of GOD Telemedicine Nazanin Makkinejad Raziye Salarifard Spring 2011.
Video Streaming © Nanda Ganesan, Ph.D..
Chongo Service Training Hardware Overview Prepared by Merlin Miller, Dave Jordahl, John Ciardi, March 2005.
NETWORK CENTRIC COMPUTING (With included EMBEDDED SYSTEMS)
Jongchurl Park Networked Media Laboratory Dept. of Information and Communications School of Information & Mechatronics Gwangju Institute.
Using the PSoC USB March 17, 2012 Lloyd Moore, President/Owner.
ATALEF ® Mobile Surveillance Systems Stealth Surveillance Technologies.
0 Embedded Real-Time System Leader JBOSN RTOS : 선택이 아닌 필수 Network Camera Controller S65K Series.
1/23/2005 page1 11/11/2004 MPEG4 Codec for Access Grids National Center for High Performance Computing Speaker: Barz Hsu
Telepresence Linda Mellon-Hogan July 9, Definition “Telepresence is a combination of a number of high quality audio, HD video, content collaboration.
Video Conferencing Unit by Murat Tasan Video Conferencing Standards H.320 (ISDN) Popular in small business sector H.323 (Internet) More common with advancing.
Intelligent Autonomous Camera Module (IAKM). Goals Develop an intelligent camera unit with the following features: –Standalone; –Equipped with extraordinary.
Virtual Studio Technology
Understanding Computers, Ch.31 Chapter 3 The System Unit: Processing and Memory.
Video Conferencing-introduction --- IT Acumens. COM --- IT Acumens. COMIT Acumens. COMIT Acumens. COM.
Multimedia Brief overview of capabilities and trends Future perspectives Basic hardware and software requirements and costs.
Lecture 2 Multimedia Hardware and Software. MM hardware We need to distinguish between hardware requirements for MM production, and hardware requirements.
The Way Forward Factors Driving Video Conferencing Dr. Jan Linden, VP of Engineering Global IP Solutions.
3-D virtual worlds for broadcast television IST project MADISON Thierry Keutgen Senior Application Engineer DELTATEC
What is H.323? H.323 is standard providing a foundation for audio, video, and data communications across IP-based networks, including the Internet.
MULTIMEDIA INPUT / OUTPUT TECHNOLOGIES
An Architecture and Prototype Implementation for TCP/IP Hardware Support Mirko Benz Dresden University of Technology, Germany TERENA 2001.
Jonathan Haws Blair Leonard Khemmer Porter Joshua Templin Software Defined Radio A Modular Approach.
The ISO/MPEG standardization process Requirements Call for proposals Evaluation Core experiments Draft specification National bodies agree.
Multiplexing Team Members: Cesar Chavez Arne Solas Steven Fong Vi Duong David Nguyen.
TELE-IMMERSION PRESENTED BY: N. Saai Kaushiik N. Saai Kaushiik.
Laboratory 2 Group 19 The Group of Destiny. User Interface - Debugging Objectives:  Display: Sensor data (telemetry) – including IR sensors, status of.
AGENDA  Introduction  Early developments  Requirements for immersive tele conferences systems  How tele immersion works  Share table environment 
June, 1999©Vanu, Inc. Vanu Bose Vanu, Inc. Programming the Physical Layer in Wireless Networks.
Performed by: Yarovoy Boris Dubossarsky Maxim Instructor: Michael Itzkovitz המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון.
Guirao - Frascati 2002Read-out of high-speed S-LINK data via a buffered PCI card 1 Read-out of High Speed S-LINK Data Via a Buffered PCI Card A. Guirao.
1 VRoIP (Virtual Reality over IP) NCHC TDW TaskForce Jacky Chih-Lung Chang
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
MSK-200 TV Signal Analyzer 6-In-One TV Test Solution  Installation, repair and maintenance of professional Analog and Digital terrestrial, CATV and satellite.
SEPTEMBER 8, 2015 Computer Hardware 1-1. HARDWARE TERMS CPU — Central Processing Unit RAM — Random-Access Memory  “random-access” means the CPU can read.
Implementation of Real Time Image Processing System with FPGA and DSP Presented by M V Ganeswara Rao Co- author Dr. P Rajesh Kumar Co- author Dr. A Mallikarjuna.
VIVOTEK Technology Roadmap Presenter: Steve Ma / Director of Product Marketing.
CHEP 2010, October 2010, Taipei, Taiwan 1 18 th International Conference on Computing in High Energy and Nuclear Physics This research project has.
DESCRIPTION The DV-IP Encoder is a single channel encoder designed to increase the flexibility of NetVu Connected CCTV networks. Its versatility allows.
DaVinci Overview (features and programming) Kim dong hyouk.
Klara Nahrstedt Spring 2012
MPEG-4 Binary Information for Scenes (BIFS)
Programmable Logic Controllers (PLCs) An Overview.
Progress Report Chester Liu 2013/12/27.
Presentation transcript:

Concertation meeting, September 2002Oliver Schreer1 VIRTUE – VIRtual Team User Environments Oliver Schreer Heinrich-Hertz-Institute, Berlin Germany

Concertation meeting, September 2002Oliver Schreer2 Outline  The challenge of VIRTUE  The VIRTUE station  The VIRTUE architecture  The developed hardware  Conclusion

Concertation meeting, September 2002Oliver Schreer3 Local Conferees sitting in front of large immersive mono- or stereoscopic displays such that they feel immersed in shared virtual environment Remote Conferees represented by full-body sized 3D video images as natural as possible (no avatars please !!) Conference Situation exact reproduction of eye contact, gaze, gestures and body language realistic viewing conditions by support of head motion parallax The challenge of VIRTUE

Concertation meeting, September 2002Oliver Schreer4 The VIRTUE terminal one year ago Current State of the VIRTUE Station (e.g.: 50’’ plasma display) Terminal Design (e.g.: 80’’ rear projection)

Concertation meeting, September 2002Oliver Schreer5 The current state 4 Pulnix Colour Progressive Scan Cameras Metal framework for mounting cameras and speakers Audio Speakers Access to 3 compartments at the rear of the terminal for PCs and other hardware Semi-circular table 61” Plasma display

Concertation meeting, September 2002Oliver Schreer6 VIRTUE – 2D Demonstrator at IST Event 2001 See video clips at

Concertation meeting, September 2002Oliver Schreer7 VIRTUE Architecture

Concertation meeting, September 2002Oliver Schreer8 VPS Board (Virtue Processor Station) TriMedia TM1300, 143 MHz4 x 32 Mbyte SDRAM Internal PCI bus connecting all TriMedia’s Connection to PCI of host PC via PCI bridge 4 x VideoIn/VideoOut CCIR601/656 compliant connecting the interface board

Concertation meeting, September 2002Oliver Schreer9 SDI/LVDS Interface (SMPTE 259M) 4 x LVDS In/Out 4 x VideoIn/VideoOut CCIR601/656 compliant connecting the VPS board Router FPGA for flexible VideoIn/VideoOut connections 4 x SDI In 4 x SDI Out

Concertation meeting, September 2002Oliver Schreer10 Complete VPS package  Using Multimedia and SIMD capabilities of the TriMedia  Arbitrary VideoIn/VideoOut with interface board  Flexible: C++ code can be used, modified and upgraded directly  Modular: Multiple boards can be plugged in 32 bit/64 bit slots  Based on standard PCI technology

Concertation meeting, September 2002Oliver Schreer11 The MPEG-2 Low Delay Coder MPEG-2 Encoder: 4:2:0 transport stream Encoding latency < 80ms Image size 640x480/25 fps Bitrate 2 Mbit/s MPEG-2 Decoder: Decoding latency < 80ms VIRTUE camera link output MPEG-2 PCI Base Board: 66 MHz/64 Bit universal PCI card 4 MPEG-2 Encoder modules 4 MPEG-2 Decoder modules VIRTUE camera link output

Concertation meeting, September 2002Oliver Schreer12 Conclusions and Outlook  Real-time hardware fullfilling the demands  Video streaming without loading the host PCI bus  Completely PCI based  Flexible in terms of software update, modification and extension  Successful 2D demonstrator presented at IST event 2001  Complete 3D video conferencing system in September 2002  MPEG2 encoding, transmission, 3D analysis, view synthesis, rendering, audio, document sharing  Final human factors test in October 2002

Concertation meeting, September 2002Oliver Schreer13 Announcement Workshop on „Immersive Communication and Broadcast Systems“ January 2003 Heinrich-Hertz-Institut (HHI), Berlin, Germany Kontakt: Oliver Schreer,

Concertation meeting, September 2002Oliver Schreer thank you for your attention END