Flip-Flops and Related Devices

Slides:

Advertisements

Similar presentations

11-0 Latches and Flip-Flops © Cengage Learning, Engineering. All Rights Reserved. 1-0 UNIT 11.

Advertisements

1 Chapter 8 Flip-Flops and Related Devices. 2 Figure 8--1 Two versions of SET-RESET (S-R) latches S-R (Set-Reset) Latch.

Figure 7–1 Two versions of SET-RESET (S-R) latches

FCU, Department of ECE, IC Design Research Lab. TEL: # 4945 Pre-SIm ， Post-Sim.

6-1 指標簡介 6-2 指標與陣列 6-3 動態配置記憶體 6-4 本章綜合練習

布林代數的應用--- 全及項(最小項)和全或項(最大項)展開式

第七章抽樣與抽樣分配蒐集統計資料最常見的方式是抽查。這牽涉到兩個問題：抽出的樣本是否具有代表性?是否能反應出母體的特徵?

: A-Sequence 星級 : ★★☆☆☆ 題組： Online-judge.uva.es PROBLEM SET Volume CIX 題號： Problem D : A-Sequence 解題者：薛祖淵解題日期： 2006 年 2 月 21 日題意：一開始先輸入一個.

Section 1.2 Describing Distributions with Numbers 用數字描述分配.

第二章太陽能電池的基本原理及其結構 2-1 太陽能電池的基本原理 2-2 太陽能電池的基本結構 2-3 太陽能電池的製作.

3Com Switch 4500 切VLAN教學.

指導教授：陳淑媛學生：李宗叡李卿輔.  利用下列三種方法 (Edge Detection 、 Local Binary Pattern 、 Structured Local Edge Pattern) 來判斷是否為場景變換，以方便使用者來找出所要的片段。

: Boxes ★★★☆☆ 題組： Problem Set Archive with Online Judge 題號： 11003: Boxes 解題者：蔡欣燁解題日期： 2007 年 3 月 19 日.

:New Land ★★★★☆ 題組： Problem Set Archive with Online Judge 題號： 11871: New Land 解題者：施博修解題日期： 2011 年 6 月 8 日題意：國王有一個懶兒子，為了勞動兒子，他想了一個辦法，令他在某天早上開始走路，直到太陽下山前，靠.

: OPENING DOORS ? 題組： Problem Set Archive with Online Judge 題號： 10606: OPENING DOORS 解題者：侯沛彣解題日期： 2006 年 6 月 11 日題意： - 某間學校有 N 個學生，每個學生都有自己的衣物櫃.

Chapter 2 聯立線性方程式與矩陣緒言線性方程式組 (systems of linear equations) 出現在多數線性模式 (linear model) 中。根據以往解題的經驗，讀者們也許已發現方程式的解僅與該方程式的係數有關，求解的過程也僅與係數的運算有關，只要係數間的相關位置不改變，

1.1 電腦的特性電腦能夠快速處理資料：電腦可在一秒內處理數百萬個基本運算，這是人腦所不能做到的。原本人腦一天的工作量，交給電腦可能僅需幾分鐘的時間就處理完畢。電腦能夠快速處理資料：電腦可在一秒內處理數百萬個基本運算，這是人腦所不能做到的。原本人腦一天的工作量，交給電腦可能僅需幾分鐘的時間就處理完畢。

STAT0_sampling Random Sampling  母體： Finite population & Infinity population  由一大小為 N 的有限母體中抽出一樣本數為 n 的樣本，若每一樣本被抽出的機率是一樣的，這樣本稱為隨機樣本 (random sample)

MATLAB 程式設計第 11 章多維陣列多維陣列的定義在 MATLAB 的資料型態中，向量可視為一維陣列，矩陣可視二維陣列，對於維度 (Dimensions) 超過 1 的陣列則均可視為「多維陣列」 (Multidimesional Arrays ，簡稱 N-D Arrays)

Department of Air-conditioning and Refrigeration Engineering/ National Taipei University of Technology 模糊控制設計使用 MATLAB 李達生.

具備人臉追蹤與辨識功能的一個智慧型數位監視系統系統架構在巡邏模式中，攝影機會左右來回巡視，並利用動態膚色偵測得知是否有移動膚色物體，若有移動的膚色物體則進入到追蹤模式，反之則繼續巡視。

第 1 章 PC 的基本構造. 本章提要 PC 系統簡介 80x86 系列 CPU 及其暫存器群記憶體： Memory 80x86 的分節式記憶體管理 80x86 的 I/O 結構學習組合語言的基本工具.

1 Lab 6 D2E Design Platform Introduction FPGA Design Platform.

Introduction to Java Programming Lecture 17 Abstract Classes & Interfaces.

:Problem D: Bit-wise Sequence ★★★☆☆ 題組： Problem Set Archive with Online Judge 題號： 10232: Problem D: Bit-wise Sequence 解題者：李濟宇解題日期： 2006 年 4 月 16.

微帶線濾波器國立聯合大學電機工程學系主講人 : 徐振剛何奕叡. 目錄  設計程序理論說明  1. 微波諧振電路  2. 傳輸線特性  3.Chebyshev filter ＆ Butterworth filter  4. 傳輸線殘段設計濾波器和步階阻抗式低通濾波器  設計模型.

: The largest Clique ★★★★☆ 題組： Contest Archive with Online Judge 題號： 11324: The largest Clique 解題者：李重儀解題日期： 2008 年 11 月 24 日題意：簡單來說，給你一個 directed.

最新計算機概論第 5 章系統程式. 5-1 系統程式的類型作業系統 (OS) ：介於電腦硬體與應用軟體之間的程式，除了提供執行應用軟體的環境，還負責分配系統資源。

© The McGraw-Hill Companies, Inc., 2006© The McGraw-Hill Companies, Inc., 2007 Chapter 7 位址解析通訊協定及反向位址解析通訊協定.

Chapter 20 塑模動態觀點：狀態圖 Statechart Diagram. 學習目標  說明狀態圖的目的  定義狀態圖的基本記號  展示狀態圖的建構  定義活動、內部事件及遞延事件的狀態圖記號.

: Happy Number ★ ? 題組： Problem Set Archive with Online Judge 題號： 10591: Happy Number 解題者：陳瀅文解題日期： 2006 年 6 月 6 日題意：判斷一個正整數 N 是否為 Happy Number.

: Fast and Easy Data Compressor ★★☆☆☆ 題組： Problem Set Archive with Online Judge 題號： 10043: Fast and Easy Data Compressor 解題者：葉貫中解題日期： 2007 年 3.

Department of Air-conditioning and Refrigeration Engineering/ National Taipei University of Technology MATLAB 操作與系統動態模擬 SIMULINK 李達生.

資料結構實習-一參數傳遞.

第10章移位暫存器 10-1 移位暫存器的基本功能 10-2 串列輸入/輸出移位暫存器 10-3 其他移位暫存器的線路型態

1 Introduction to Java Programming Lecture 2: Basics of Java Programming Spring 2008.

: Beautiful Numbers ★★★★☆ 題組： Problem Set Archive with Online Judge 題號： 11472: Beautiful Numbers 解題者：邱經達解題日期： 2011 年 5 月 5 日題意：若一個 N 進位的數用到該.

第 9 章 TSR 程式基本教練. 本章提要 TSR 程式以熱鍵 (Hot key) 叫用 TSR 程式 Clock 中斷 int 08h 、 int 1ch DOS reentrant 的問題有用的 TSR 程式.

Section 4.2 Probability Models 機率模式. 由實驗看機率實驗前先列出所有可能的實驗結果。 – 擲銅板：正面或反面。 – 擲骰子： 1~6 點。 – 擲骰子兩顆： (1,1),(1,2),(1,3),… 等 36 種。決定每一個可能的實驗結果發生機率。 – 實驗後所有的實驗結果整理得到。

JAVA 程式設計與資料結構第二十章 Searching. Sequential Searching Sequential Searching 是最簡單的一種搜尋法，此演算法可應用在 Array 或是 Linked List 此等資料結構。 Sequential Searching 的 worst-case.

演算法 8-1 最大數及最小數找法 8-2 排序 8-3 二元搜尋法.

Chapter 3 Entropy : An Additional Balance Equation

845: Gas Station Numbers ★★★ 題組： Problem Set Archive with Online Judge 題號： 845: Gas Station Numbers. 解題者：張維珊解題日期： 2006 年 2 月題意：將輸入的數字，經過重新排列組合或旋轉數字，得到比原先的數字大，

Chapter 10 m-way 搜尋樹與B-Tree

What is Computer.

Chapter 9 Counters 計數器 Asynchronous Counter Operation 非同步式計數器的運作

Probability Distribution 機率分配汪群超 12/12. 目的：產生具均等分配的數值 (Data) ，並以『直方圖』的功能計算出數值在不同範圍內出現的頻率，及繪製數值的分配圖，以反應出該機率分配的特性。

1 Introduction to Java Programming Lecture 2: Basics of Java Programming Spring 2009.

冷凍空調自動控制 - 系統性能分析李達生. Focusing here … 概論自動控制理論發展自控系統設計實例 Laplace Transform 冷凍空調自動控制控制系統範例控制元件作動原理控制系統除錯自動控制理論系統穩定度分析系統性能分析 PID Controller 自動控制實務.

: Problem E Antimatter Ray Clearcutting ★★★★☆ 題組： Problem Set Archive with Online Judge 題號： 11008: Problem E Antimatter Ray Clearcutting 解題者：林王智瑞.

連續隨機變數連續變數：時間、分數、重量、……

Teacher : Ing-Jer Huang TA : Chien-Hung Chen 2015/6/30 Course Embedded Systems : Principles and Implementations Weekly Preview Question CH7.1~CH /12/26.

Lecture 07 Fault current (I) Meiling CHEN 2005.

1 Introduction to Java Programming Lecture 3 Mathematical Operators Spring 2008.

第五章IIR數位濾波器設計濾波器的功能乃對於數位信號進行處理﹐ 以滿足系統的需求規格。其作法為設計一個系統的轉移函數﹐或者差分方程式﹐使其頻率響應落在規格的範圍內。本章探討的是其中一種方法﹐稱為Infinite impulse register(IIR)。 IIR架構說明。各種不同頻帶(Band)濾波器的設計方法。

: Finding Paths in Grid ★★★★☆ 題組： Contest Archive with Online Judge 題號： 11486: Finding Paths in Grid 解題者：李重儀解題日期： 2008 年 10 月 14 日題意：給一個 7 個 column.

幼兒行為觀察與記錄第八章事件取樣法.

CH 14-可靠度工程之數學基礎探討重點失效時間之機率分配指數模式之可靠度工程.

第 1 章 PC 的基本構造. 本章提要 PC 系統簡介 80x86 系列 CPU 及其暫存器群記憶體： Memory 80x86 的分節式記憶體管理 80x86 的 I/O 結構學習組合語言的基本工具.

: How many 0's? ★★★☆☆ 題組： Problem Set Archive with Online Judge 題號： 11038: How many 0’s? 解題者：楊鵬宇解題日期： 2007 年 5 月 15 日題意：寫下題目給的 m 與 n(m

McGraw-Hill/Irwin © 2003 The McGraw-Hill Companies, Inc.,All Rights Reserved. 肆資料分析與表達.

Registers(暫存器)與Counters(計數器):

© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Pp 92 Parity Method Pp 94 The parity method.

Summary Counting in Binary

6-1 基本加法器 6-2 平行二進位加法器 6-3 比較器 6-4 解碼器 6-5 編碼器 6-6 數碼轉換器 6-7 多工器 ( 資料選擇器 ) 6-8 解多工器 6-9 同位元產生器 / 檢查器.

1 Digital Fundamentals Chapter 8 Flip-Flops and Related Devices Resource: CYU / CSIE / Yu-Hua Lee / Not made by Engr. Umar Talha,

1 Chap. 7 Response of First-Order RL and RC Circuits Contents 7.1 The Natural Response of an RL Circuit 7.2 The Natural Response of an RC Circuit 7.3 The.

Copyright ©2009 by Pearson Higher Education, Inc. Upper Saddle River, New Jersey All rights reserved. Digital Fundamentals, Tenth Edition Thomas.

微分器與積分器類比電子實驗單元二教材投影片放在

Presentation transcript:

Flip-Flops and Related Devices 第八章正反器及其相關元件 Flip-Flops and Related Devices Latches 栓鎖電路 Edge-Triggered Flip-Flops 邊緣觸發正反器 Master-Slave Flip-Flops 主從式正反器 Flip-Flop Operating Characteristics 正反器運作特性 Flip-Flop Applications 正反器的用途 One-Shots 單擊(單觸發) The 555 Timer (555定時器) Troubleshooting 檢修 Programmable Logic 可程式邏輯 Digital System Application 數位系統的應用

8-1 Latches 栓鎖電路 Active High, Active Low S-R Latch Contact Bounce Gated S-R Latch Gated D Latch

Latches 栓鎖電路 Figure 8--1 Two versions of SET-RESET (S-R) latches. Open file F08-01 and verify the operation of both latches. Thomas L. Floyd Digital Fundamentals, 8e Copyright ©2003 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved.

Latches 栓鎖電路 Figure 8--2 Negative-OR equivalent of the NAND gate S-R latch in Figure 8-1(b). Thomas L. Floyd Digital Fundamentals, 8e Copyright ©2003 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved.

Latches 栓鎖電路原來Q是1, 脈波來之後Q不變原來Q是0, 脈波來之後Q變成1 原來Q是1, 脈波來之後Q變成0 當輸入端同時由0變成1時, 輸出的值不確定當輸入端都是1時, 輸出不變 Figure 8--3 The three modes of basic S-R latch operation (SET, RESET, no-change) and the invalid condition.

Figure 8--4 Logic symbols for the S-R and S-R latch. Latches 栓鎖電路 Figure 8--4 Logic symbols for the S-R and S-R latch. Thomas L. Floyd Digital Fundamentals, 8e Copyright ©2003 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved.

例題8-1 若將圖8-5(a)的波形加到圖8-4(b)的輸入端, 試繪出其輸出波形, 假設輸出端Q的起始值為0. Latches 栓鎖電路例題8-1 若將圖8-5(a)的波形加到圖8-4(b)的輸入端, 試繪出其輸出波形, 假設輸出端Q的起始值為0. Figure 8--5 Thomas L. Floyd Digital Fundamentals, 8e Copyright ©2003 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved.

Figure 8--6 The S-R latch used to eliminate switch contact bounce. Latches 栓鎖電路 Figure 8--6 The S-R latch used to eliminate switch contact bounce. Thomas L. Floyd Digital Fundamentals, 8e Copyright ©2003 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved.

Figure A--13 The 74LS279 quad S-R latch. Latches 栓鎖電路 Figure A--13 The 74LS279 quad S-R latch. Thomas L. Floyd Digital Fundamentals, 8e Copyright ©2003 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved.

Figure 8--7 A gated S-R latch. Latches 栓鎖電路 Figure 8--7 A gated S-R latch. Thomas L. Floyd Digital Fundamentals, 8e Copyright ©2003 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved.

例題8-2 若將圖8-9(a)的波形加到圖8-8的輸入端, 試繪出其輸出波形, 假設該Gated S-R Latch的起始狀態為RESET. Latches 栓鎖電路例題8-2 若將圖8-9(a)的波形加到圖8-8的輸入端, 試繪出其輸出波形, 假設該Gated S-R Latch的起始狀態為RESET. Figure 8--8 Thomas L. Floyd Digital Fundamentals, 8e Copyright ©2003 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved.

Figure 8--9 A gated D latch. Latches 栓鎖電路 Figure 8--9 A gated D latch. Thomas L. Floyd Digital Fundamentals, 8e Copyright ©2003 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved.

例題8-3 若將圖8-11(a)的波形加到圖8-10的輸入端, 試繪出其輸出波形, 假設該Gated D Latch的起始狀態為RESET. Latches 栓鎖電路例題8-3 若將圖8-11(a)的波形加到圖8-10的輸入端, 試繪出其輸出波形, 假設該Gated D Latch的起始狀態為RESET. Figure 8--10 Thomas L. Floyd Digital Fundamentals, 8e Copyright ©2003 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved.

Figure A--14 The 74LS75 quad gated D latches. Thomas L. Floyd Digital Fundamentals, 8e Copyright ©2003 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved.

表示邊緣觸發正緣觸發負緣觸發加圓圈 2. Edge-Triggered Flip-Flops 邊緣觸發正反器 Figure 8--11 Edge-triggered flip-flop logic symbols (top: positive edge-triggered; bottom: negative edge-triggered). Thomas L. Floyd Digital Fundamentals, 8e Copyright ©2003 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved.

8-2 Edge-Triggered Flip-Flops 邊緣觸發正反器正緣觸發, 負緣觸發邊緣觸發脈波產生器邊緣觸發S-R正反器邊緣觸發D型正反器邊緣觸發J-K正反器具有非同步的Preset及Clear端之J-K正反器

Figure 8--12 Operation of a positive edge-triggered S-R flip-flop. 2. Edge-Triggered Flip-Flops 邊緣觸發正反器 Figure 8--12 Operation of a positive edge-triggered S-R flip-flop. Thomas L. Floyd Digital Fundamentals, 8e Copyright ©2003 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved.

2. Edge-Triggered Flip-Flops 邊緣觸發正反器例題8-4 若將圖8-16(a)的波形加到圖8-15的輸入端, 試繪出其輸出波形Q及Q, 假設該正緣觸發的S-R正反器之起始狀態為RESET. Figure 8--13 Figure 8--14 Copyright ©2003 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved.

Figure 8--15 Edge triggering. 2. Edge-Triggered Flip-Flops 邊緣觸發正反器 Figure 8--15 Edge triggering. Thomas L. Floyd Digital Fundamentals, 8e Copyright ©2003 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved.

2. Edge-Triggered Flip-Flops 邊緣觸發正反器 Figure 8--16 Flip-flop making a transition from the RESET state to the SET state on the positive-going edge of the clock pulse. Thomas L. Floyd Digital Fundamentals, 8e 2. Edge-Triggered Flip-Flops 邊緣觸發正反器 Copyright ©2003 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved.

2. Edge-Triggered Flip-Flops 邊緣觸發正反器 Figure 8--17 Flip-flop making a transition from the SET state to the RESET state on the positive-going edge of the clock pulse. Thomas L. Floyd Digital Fundamentals, 8e Copyright ©2003 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved.

D Flip-Flop = S-R Flip-Flop + Invertor 2. Edge-Triggered Flip-Flops 邊緣觸發正反器 D Flip-Flop = S-R Flip-Flop + Invertor Figure 8--18 A positive edge-triggered D flip-flop formed with an S-R flip-flop and an inverter. Thomas L. Floyd Digital Fundamentals, 8e Copyright ©2003 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved.

2. Edge-Triggered Flip-Flops 邊緣觸發正反器例題8-5 若將圖8-21(a)的波形加到一個正緣觸發的DFF之輸入端, 試繪出其輸出波形Q, 假設該正緣觸發的D型正反器之起始狀態為RESET. Figure 8--19 Thomas L. Floyd Digital Fundamentals, 8e Copyright ©2003 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved.

2. Edge-Triggered Flip-Flops 邊緣觸發正反器 Figure 8--20 A simplified logic diagram for a positive edge-triggered J-K flip-flop. Thomas L. Floyd Digital Fundamentals, 8e Copyright ©2003 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved.

2. Edge-Triggered Flip-Flops 邊緣觸發正反器 Figure 8--21 Transitions illustrating the toggle operation when J =1 and K = 1. Thomas L. Floyd Digital Fundamentals, 8e Copyright ©2003 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved.

2. Edge-Triggered Flip-Flops 邊緣觸發正反器例題8-6 若將圖8-24(a)的波形加到一個負緣觸發的JKFF之輸入端, 試繪出其輸出波形Q, 假設該負緣觸發的JK型正反器之起始狀態為RESET. Figure 8--22 Thomas L. Floyd Digital Fundamentals, 8e Copyright ©2003 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved.

2. Edge-Triggered Flip-Flops 邊緣觸發正反器例題8-7 若將圖8-25(a)的波形加到一個正緣觸發的JKFF之輸入端, 試繪出其輸出波形Q, 假設該正緣觸發的JK型正反器之起始狀態為RESET. Figure 8--23 Thomas L. Floyd Digital Fundamentals, 8e Copyright ©2003 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved.

非同步的Preset及Clear端 2. Edge-Triggered Flip-Flops 邊緣觸發正反器 Figure 8--24 Logic symbol for a J-K flip-flop with active-LOW preset and clear inputs. Thomas L. Floyd Digital Fundamentals, 8e Copyright ©2003 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved.

Edge-Triggered Flip-Flops 邊緣觸發正反器 Figure 8--25 Logic diagram for a basic J-K flip-flop with active-LOW preset and clear inputs. Thomas L. Floyd Digital Fundamentals, 8e Copyright ©2003 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved.

Figure 8--26 Open file F08-28 to verify the operation. 2. Edge-Triggered Flip-Flops 邊緣觸發正反器例題8-8 若將圖8-28(a)的波形加到一個具有Preset及Clear端的正緣觸發的JKFF之輸入端, 試繪出其輸出波形Q, 假設該正緣觸發的JK型正反器之起始狀態為RESET. Figure 8--26 Open file F08-28 to verify the operation. Thomas L. Floyd Digital Fundamentals, 8e Copyright ©2003 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved.

2. Edge-Triggered Flip-Flops 邊緣觸發正反器 Figure A--15 Logic symbols for the 74AHC74 dual positive edge-triggered D flip-flops.

2. Edge-Triggered Flip-Flops 邊緣觸發正反器 Figure A--16 Logic symbols for the 74HC112 dual negative edge-triggered J-K flip-flops. Thomas L. Floyd Digital Fundamentals, 8e Copyright ©2003 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved.

2. Edge-Triggered Flip-Flops 邊緣觸發正反器例題8-9 若將圖8-31(a)的波形加到74HC112的其中一個負緣觸發的JKFF之輸入端, 試繪出其輸出波形Q, 假設該負緣觸發的JK型正反器之起始狀態為RESET. Figure 8--27 Thomas L. Floyd Digital Fundamentals, 8e Copyright ©2003 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved.

Figure 8--28 Basic logic diagram for a master-slave J-K flip-flop. 8-3 Master-Slave Flip-Flops 主從式正反器 3. Master-Slave Flip-Flops 主從式正反器 Figure 8--28 Basic logic diagram for a master-slave J-K flip-flop. Thomas L. Floyd Digital Fundamentals, 8e Copyright ©2003 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved.

3. Master-Slave Flip-Flops 主從式正反器資料在Clock正緣來的時候被載入, 而在Clock負緣來的時候輸出資料在Clock負緣來的時候被載入, 而在Clock正緣來的時候輸出 Figure 8--29 Pulse-triggered (master-slave) J-K flip-flop logic symbols.

3. Master-Slave Flip-Flops 主從式正反器例題8-10 若將圖8-34(a)的波形加到一個主從式的JKFF之輸入端, 試繪出其輸出波形Q, 假設該主從式的JK型正反器之起始狀態為RESET. Figure 8--30 Thomas L. Floyd Digital Fundamentals, 8e Copyright ©2003 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved.

8-4. 正反器的運作特性 Flip-Flop Operating Characteristics Propagation Delay Times 極際延遲時間 Set-up Time 建立的時間 Hold Time 維持的時間 Maximum Clock Frequency 最高鐘脈波頻率 Pulse Width 脈波寬度 Power Dissipation 功率消耗

Figure 8--31 Propagation delays, clock to output. 4.Flip-Flop Operating Characteristics 正反器運作特性 Figure 8--31 Propagation delays, clock to output. Thomas L. Floyd Digital Fundamentals, 8e Copyright ©2003 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved.

4.Flip-Flop Operating Characteristics 正反器運作特性 Figure 8--32 Propagation delays, preset input to output and clear input to output. Thomas L. Floyd Digital Fundamentals, 8e Copyright ©2003 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved.

4.Flip-Flop Operating Characteristics 正反器運作特性 Figure 8--33 Set-up time (ts). The logic level must be present on the D input for a time equal to or greater than ts before the triggering edge of the clock pulse for reliable data entry. Thomas L. Floyd Digital Fundamentals, 8e Copyright ©2003 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved.

4.Flip-Flop Operating Characteristics 正反器運作特性 Figure 8--34 Hold time (th). The logic level must remain on the D input for a time equal to or greater than th after the triggering edge of the clock pulse for reliable data entry. Thomas L. Floyd Digital Fundamentals, 8e Copyright ©2003 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved.

8-5 Flip-Flop Applications 正反器的用途並聯資料暫存器除法器除4 電路, 除8 電路用正反器來產生二進制的計數順序

並聯資料暫存器 5. Flip-Flop Applications 正反器的用途 Figure 8--35 Example of flip-flops used in a basic register for parallel data storage. Thomas L. Floyd Digital Fundamentals, 8e Copyright ©2003 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved.

除法器 5. Flip-Flop Applications 正反器的用途 Figure 8--36 The J-K flip-flop as a divide-by-2 device. Q is one-half the frequency of CLK. Thomas L. Floyd Digital Fundamentals, 8e Copyright ©2003 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved.

除4 電路 5. Flip-Flop Applications 正反器的用途 Figure 8--37 Example of two J-K flip-flops used to divide the clock frequency by 4. QA is one-half and QB is one-fourth the frequency of CLK. Thomas L. Floyd Digital Fundamentals, 8e Copyright ©2003 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved.

5. Flip-Flop Applications 正反器的用途例題8-11試繪出圖8-42 fout 的輸出波形,若將一個8KHz的方波加到圖8-42的 fin , 假設該正緣觸發的JK型正反器之起始狀態為RESET. 除8 電路 Figure 8--38 Figure 8--39 Thomas L. Floyd Digital Fundamentals, 8e Copyright ©2003 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved.

用正反器來產生二進制的計數順序 5. Flip-Flop Applications 正反器的用途 Figure 8--40 Flip-flops used to generate a binary count sequence. Two repetitions (00, 01, 10, 11) are shown. Thomas L. Floyd Digital Fundamentals, 8e Copyright ©2003 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved.

例題8-12 試繪出圖8-45 中的CLK 與 QA,QB,QC 的波形關係, 並用二進制表示該組輸出波型 . 5. Flip-Flop Applications 正反器的用途例題8-12 試繪出圖8-45 中的CLK 與 QA,QB,QC 的波形關係, 並用二進制表示該組輸出波型 . Figure 8--41 Figure 8--42 Thomas L. Floyd Digital Fundamentals, 8e Copyright ©2003 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved.

8-6 One-Shots 單擊器(單觸發) 簡單的單擊器 Mono-stable Multivibrator 單穩態多諧震盪器 Non-retriggerable one-shot 不可再觸發的單擊器 Retriggerable one-shot不可再觸發的單擊器

Figure 8--43 A simple one-shot circuit. 6. One-Shots 單擊(單觸發) Figure 8--43 A simple one-shot circuit. Thomas L. Floyd Digital Fundamentals, 8e Copyright ©2003 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved.

6. One-Shots 單擊(單觸發) Figure 8--44 Basic one-shot logic symbols. CX and RX stand for external components. Thomas L. Floyd Digital Fundamentals, 8e Copyright ©2003 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved.

Figure 8--45 Nonretriggerable one-shot action. 6. One-Shots 單擊(單觸發) 這些脈波將被忽略 Figure 8--45 Nonretriggerable one-shot action. Thomas L. Floyd Digital Fundamentals, 8e Copyright ©2003 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved.

Figure 8--46 Retriggerable one-shot action. 6. One-Shots 單擊(單觸發) 重新計時 Figure 8--46 Retriggerable one-shot action. Thomas L. Floyd Digital Fundamentals, 8e Copyright ©2003 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved.

Figure 8--47 A sequential timing circuit using three one-shots. Thomas L. Floyd Digital Fundamentals with VHDL Copyright ©2003 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved.

8-7 The 555 Timer (555定時器) 555的內部方塊圖用555作成單擊器用555作成不穩態多諧震盪器改善555的 Duty Cycle

7. The 555 Timer (555定時器) Figure 8--48 Internal functional diagram of a 555 timer (pin numbers are in parenthesis). Thomas L. Floyd Digital Fundamentals, 8e Copyright ©2003 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved.

Figure 8--49 The 555 timer connected as a one-shot. Thomas L. Floyd Digital Fundamentals, 8e Copyright ©2003 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved.

Figure 8--50 One-shot operation of the 555 timer. 觸發後電容器開始充電平常電容器充到超過Thresh電壓, 正反器被Reset, 電晶體導通, 電容器急速放電 Figure 8--50 One-shot operation of the 555 timer. Thomas L. Floyd Digital Fundamentals, 8e Copyright ©2003 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved.

不穩態多諧震盪器 7. The 555 Timer (555定時器) Figure 8--51 The 555 timer connected as an astable multivibrator (oscillator). Thomas L. Floyd Digital Fundamentals, 8e Copyright ©2003 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved.

Figure 8--52 Operation of the 555 timer in the astable mode. Thomas L. Floyd Digital Fundamentals, 8e Copyright ©2003 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved.

7. The 555 Timer (555定時器) Figure 8--53 Frequency of oscillation as a function of C1 and R1 1 2R2. The sloped lines are values of R1 1 2R2. Thomas L. Floyd Digital Fundamentals, 8e Copyright ©2003 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved.

由於充電時, 電流經過R1及R2, 但放電時, 電流只經過R2, 因此輸出波形並不對稱, 可加Diode改進. 7. The 555 Timer (555定時器) 由於充電時, 電流經過R1及R2, 但放電時, 電流只經過R2, 因此輸出波形並不對稱, 可加Diode改進. Figure 8--54 The addition of diode D1 allows the duty cycle of the output to be adjusted to less than 50 percent by making R1 , R2. Thomas L. Floyd Digital Fundamentals, 8e Copyright ©2003 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved.

例題8-16 如圖8-55所示為一個555的不穩態多諧震盪器, 試算出其輸出頻率及Duty Cycle. 7. The 555 Timer (555定時器) 例題8-16 如圖8-55所示為一個555的不穩態多諧震盪器, 試算出其輸出頻率及Duty Cycle. Sol: f = 1.44/(R1+2R2)C1 = 5.64KHz Duty Cycle = ((R1+R2)/(R1+2R2))100% = 59.5% Figure 8--63 Thomas L. Floyd Digital Fundamentals, 8e Copyright ©2003 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved.

Figure A--18 Three ways to set the pulse width of a 74121.不可再觸發的單擊器 6. One-Shots 單擊(單觸發) tw = 0.7REXTCEXT tw = 30ns tw = 0.7(2kΩ)CEXT Figure A--18 Three ways to set the pulse width of a 74121.不可再觸發的單擊器 Thomas L. Floyd Digital Fundamentals, 8e Copyright ©2003 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved.

6. One-Shots 單擊(單觸發) Figure A--19 Logic symbol for the 74LS122 retriggerable one-shot.可再觸發的單擊器 Thomas L. Floyd Digital Fundamentals, 8e Copyright ©2003 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved.

例題A-1 在某些應用裡, 我們需要一個脈波寬度大約100ms的單擊器, 試用一個74121來設計, 並列出各零件的數值. 6. One-Shots 單擊(單觸發) 例題A-1 在某些應用裡, 我們需要一個脈波寬度大約100ms的單擊器, 試用一個74121來設計, 並列出各零件的數值. SOL: Figure A--19 若電容一定要用 3.3 μF, tw = 0.7REXTCEXT, REXT= tw / 0.7 CEXT = 43.29KΩ 因此可選用一個39KΩ的電阻再串接一個5KΩ的可變電阻來微調. 隨意選用一個39KΩ的電阻, tw = 0.7REXTCEXT, CEXT = tw / 0.7REXT = 100x10-3S/0.7(39K Ω) = 3.66x10-6F = 3.66 μF Thomas L. Floyd Digital Fundamentals, 8e Copyright ©2003 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved.

8-8 Troubleshooting 檢修 Figure 8--56 Two-phase clock generator with ideal waveforms. Open file F08-64 and verify the operation.雙相位鐘脈波產生器 Thomas L. Floyd Digital Fundamentals, 8e Copyright ©2003 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved.

Figure 8--57 Logic analyzer displays for the circuit in Figure 8-64. 8. Troubleshooting 檢修 Figure 8--57 Logic analyzer displays for the circuit in Figure 8-64. Thomas L. Floyd Digital Fundamentals, 8e Copyright ©2003 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved.

改用負緣觸發的正反器可改善Glitch現象 8. Troubleshooting 檢修改用負緣觸發的正反器可改善Glitch現象 Figure 8--58 Two-phase clock generator using negative edge-triggered flip-flop to eliminate glitches. Open file F08-66 and verify the operation. Thomas L. Floyd Digital Fundamentals, 8e Copyright ©2003 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved.