Slide ALICE DCS workshop Jiří Král DCS Board-Dilbert-DCU2 Communication chain Jiří Král FNSPE, CTU in Prague Vojtěch Petráček FNSPE, CTU.

Slides:



Advertisements
Similar presentations
XFEL Meeting, RAL 20 January 2011 Erdem Motuk, Martin Postranecky, Matt Warren, Matthew Wing XFEL 2D Pixel Clock and Control System.
Advertisements

I2C bus Inter Integrated Circuits bus by Philips Semiconductors
SDD LVPS progress Vasily Kushpil Vojtech Petracek Libor Skoda CTU Prague ALICE week Utrecht.
Service Board Production Test Rafael Nobrega LHCb Roma1.
LOGO Lab Supervisor – Dr. WH Lau EE3271 Design Laboratory.
EXTERNAL COMMUNICATIONS DESIGNING AN EXTERNAL 3 BYTE INTERFACE Mark Neil - Microprocessor Course 1 External Memory & I/O.
ECE 371 Unit 13 - Part 1 Serial Peripheral Interface (SPI)
Lecture 8: Serial Interfaces
Local Trigger Control Unit prototype
Dirk Zimoch, EPICS Collaboration Meeting, Vancouver 2009 Real-Time Data Transfer using the Timing System (Original slides and driver code by Babak Kalantari)
Peter Chochula, January 31, 2006  Motivation for this meeting: Get together experts from different fields See what do we know See what is missing See.
Laboratoire de l’Accélérateur Linéaire (IN2P3-CNRS) Orsay, France 6 February 2003 Status of SPECS  SPECS-SLAVE architecture I2C implementation JTAG implementation.
Laboratoire de l’Accélérateur Linéaire (IN2P3-CNRS) Orsay, France 24 February 2003 News about SPECS system  SPECS system  SPECS-SLAVE chip  SPECS-SLAVE.
HV for SM surface testing 2 nd Workshop on the Detector Control System for TRD University of Tsukuba Kengo Watanabe.
Motion Tracking Recorder 360 (MTR-360) Group #1 Lee Estep Philip Robertson Andy Schiestl Robert Tate.
Terra-Pixel APS for CALICE Progress meeting 10 th Nov 2005 Jamie Crooks, Microelectronics/RAL.
Uli Schäfer JEM Status and plans Firmware Hardware status JEM1 Plans.
David Nelson STAVE Test Electronics July 1, ATLAS STAVE Test Electronics Preliminary V3 Presented by David Nelson.
Sept EE24C Digital Electronics Project Design of a Digital Alarm Clock.
MODES OF Details of Pins Pin 1 –Connected Ground Pins 2-16 –acts as both input/output. Outputs address at the first part of the cycle and outputs.
1 © Unitec New Zealand I2C Lecture 10 Date: - 2 Nov, 2011 Embedded Hardware ETEC 6416.
Lecture 111 Lecture 11: Lab 3 Overview, the ADV7183B Video Decoder and the I 2 C Bus ECE 412: Microcomputer Laboratory.
Mathieu Goffe EUDET JRA1 meeting, DESY Wednesday 30 January 2008 IPHC, 23 rue du Loess BP 28, 67037, Strasbourg Cedex 02, France.
LSU 10/22/2004Serial I/O1 Programming Unit, Lecture 5.
I2C UNIT 23 로봇 SW 교육원 조용수. 학습 목표 I2C I2C Protocol 구조 N051 I2C 동작 I2C Register 2.
Time stamping with CAEN V1290N Bled, 26 th – 28 th March 2008 Dušan Ponikvar, Dejan Paradiž Faculty of Mathematics and Physics Ljubljana, Slovenia.
ECE 493T9 Real Time Embedded System Tutorial Set 3 June 10, Spring 2008.
UART and UART Driver B. Ramamurthy.
7/23 Inter-chip Serial Communication: SPI and I 2 C Computer Science & Engineering Department Arizona State University Tempe, AZ Dr. Yann-Hang Lee.
DCS Detector Control System Hardware Dirk Gottschalk Volker Kiworra Volker Lindenstruth Vojtech Petracek Marc Stockmeier Heinz Tilsner Chair of Computer.
DCS planning for ITS/SDD Vojtech Petracek Jiri Kral CTU Prague DCS workshop CERN.
1 SERIAL PORT INTERFACE FOR MICROCONTROLLER EMBEDDED INTO INTEGRATED POWER METER Mr. Borisav Jovanović, Prof.dr Predrag Petković, Prof.dr. Milunka Damnjanović,
Prototype Test of SPring-8 FADC Module Da-Shung Su Wen-Chen Chang 02/07/2002.
GBT Interface Card for a Linux Computer Carson Teale 1.
Visual Basic for Applications The Datapump Board Jamieson Olsen.
SRS DIGITAL C-CARD. TEST AND APPLICATIONS Mihai Cuciuc.
SALTRO TPC readout system Presented by Ulf Mjörnmark Lund University 1.
DCS – SDD Low Voltage Monitoring Jiří Král Czech Technical University in Prague, FNSPE Vojtěch Petráček Czech Technical University in Prague, FNSPE.
Autonomous Helicopter James LydenEE 496Harris Okazaki.
MODES OF Details of Pins Pin 1GND –Connected Ground Pins 2-16 AD14-AD0–acts as both input/output. Outputs address at the first part of the cycle.
FADC progress in Vienna Reported by H.Ishino for Vienna FADC group M.Pernicka and H.Steininger.
I2C Master Core Simulation Environment. I2C Master Core Requirements Coverage (*) Requirement I2C IP RS-906: The I2C IP shall define the period of time,
Wireless TXRX for TLL2020 It is awesome.. Outline Project Overview System Overview Transmiter Hardware Receiver Hardware FPGA Architecture Driver and.
MICROCONTROLLER SYSTEMS Part 1. Figure 1.1Elements of a digital controller CPU Central Processing Unit Input Peripherals Output Peripherals ROM Read Only.
CCP MODULES  The CCP module (Capture/Compare/PWM) is a peripheral which allows the user to time and control different events.  Capture Mode provides.
Rome 4 Sep 04. Status of the Readout Electronics for the HMPID ALICE Jose C. DA SILVA ALICE.
Status report on the development of a readout system based on the SALTRO-16 chip Leif Jönsson Lund University LCTPC Collaboration Meeting
CascadedBCDCntr&Display Aim : Capture, simulate and implement a 2-digit, loadable BCD up/down counter, with chip enable I/P (CE) and chip enable O/P (CEO).
PROJECT - ZYNQ Yakir Peretz Idan Homri Semester - winter 2014 Duration - one semester.
TELL-1 and TDC board: present status and future plans B. Angelucci, A. Burato, S. Venditti.
Field Programmable Port Extender (FPX) 1 Modular Design Techniques for the FPX.
Nevis FVTX Update Dave Winter FVTX Silicon Meeting 13 July 2006.
Refer to Chapter 15 in the reference book
©2008 R. Gupta, UCSD COSMOS Summer 2008 Peripheral Interfaces Rajesh K. Gupta Computer Science and Engineering University of California, San Diego.
Sept. 7, 2004Silicon VTX Workshop - Brookhaven National Laboratory, Long Island, New York Prototype Design of the Front End Module (FEM) for the Silicon.
REDNet - Status overview Rok Stefanic Ziga Kroflic
© 2009, Renesas Technology America, Inc., All Rights Reserved 1 Course Introduction  Purpose:  This course provides an overview of the serial communication.
New service board SYSTEM OVERVIEW AND nSB BOARD ARCHITECTURE LHCb Italia Collaboration Meeting Valerio Bocci, Paolo Fresch.
Common test for L0 calorimeter electronics (2 nd campaign) 4 April 2007 Speaker : Eric Conte (LPC)
ALIBAVA system upgrade Ricardo Marco-Hernández IFIC(CSIC-Universidad de Valencia) 1 ALIBAVA system upgrade 16th RD50 Workshop, 31 May-2 June 2010, Barcelona.
1 Neutron Monitor Workshop 2(B): Neutron Monitor Digital Electronics Mahidol University June 26, 2009 Paul Evenson University of Delaware Cosray at McMurdo.
Internal Logic Analyzer Characterization presentation By: Moran Katz and Zvika Pery Mentor: Moshe Porian Dual-semester project Spring 2012.
Summary of TPC/TRD/DCS/ECS/DAQ meeting on FERO configuration CERN,January 31 st 2006 Peter Chochula.
I 2 C FOR SENSORS IN THE DOM Nestor Institute Koutsoumpos Vasileios - Nestor Institute 1.
October 12th 2005 ICALEPCS 2005D.Charlet The SPECS field bus  Global description  Module description Master Slave Mezzanine  Implementation  Link development.
DHH Status Igor Konorov TUM, Physics Department, E18 PXD DAQ workshop Münzenberg –June 9-10, 2011.
Compute Node Tutorial(2) Agenda Introduce to RocketIO How to build a optical link connection Backplane and cross link communications How to.
Chapter 11: Inter-Integrated Circuit (I2C) Interface
I2C PROTOCOL SPECIFICATION
Latches and Flip-flops
Presentation transcript:

Slide ALICE DCS workshop Jiří Král DCS Board-Dilbert-DCU2 Communication chain Jiří Král FNSPE, CTU in Prague Vojtěch Petráček FNSPE, CTU in Prague

Slide ALICE DCS workshop Jiří Král Overview

Slide ALICE DCS workshop Jiří Král Differential I2C ● line type: LVDS ● 3 signal lines – Dilbert perspective SDA_in SDA_out SCL_in ● no SCL_out -> DCS Board is always master – deviation from I2C standard

Slide ALICE DCS workshop Jiří Král User logic ● diff I2C line pulse generate/receive ● I2C  diff I2C conversion  partial I2C standard implementation – low level (clock and data signals)  40 MHz clock  reset line - by Carlos chip in future

Slide ALICE DCS workshop Jiří Král Kernel module ● partial I2C standard implementation – top level (start, stop conditions, acknowledge, data transfer) ● 4 Dilbert registers represented by device files in Linux on Excalibur chip: /dev/dilbert/dilbert_sta /dev/dilbert/dilbert_cmd /dev/dilbert/dilbert_inp /dev/dilbert/dilbert_out

Slide ALICE DCS workshop Jiří Král Diff I2C signals - SDA_in

Slide ALICE DCS workshop Jiří Král Test setup

Slide ALICE DCS workshop Jiří Král Test setup

Slide ALICE DCS workshop Jiří Král Status ● Excalibur user logic ready ● Linux kernel module for Dilbert communication ready ● DCS Board  Dilbert communication working ● DCS Boad  DCU2 communication in near future