Multi-Bit Upsets in the Virtex Devices Heather Quinn, Paul Graham, Jim Krone, Michael Caffrey Los Alamos National Laboratory Gary Swift, Jeff George, Fayez.

Slides:



Advertisements
Similar presentations
10 December 2012 Clive Max Maxfield All Programmable FPGAs, SoCs, and 3D ICs Part V. Advanced Concepts and Future Trends 1.
Advertisements

IHP Im Technologiepark Frankfurt (Oder) Germany IHP Im Technologiepark Frankfurt (Oder) Germany ©
Melanie Berg MEI Technologies/NASA GSFC
Sana Rezgui 1, Jeffrey George 2, Gary Swift 3, Kevin Somervill 4, Carl Carmichael 1 and Gregory Allen 3, SEU Mitigation of a Soft Embedded Processor in.
Final Presentation Part-A
Scrubbing Approaches for Kintex-7 FPGAs
Xilinx CPLDs and FPGAs Module F2-1. CPLDs and FPGAs XC9500 CPLD XC4000 FPGA Spartan FPGA Spartan II FPGA Virtex FPGA.
Discussion of: “Terrestrial-based Radiation Upsets: A Cautionary Tale” CprE 583 Tony Kuker 12/06/05.
Using FPGAs in a Radiation Environment ATLAS CMS Electronics Workshop for LHC upgrades (ACES2014) March, 2014, CERN Michael Wirthlin Brigham Young.
Radiation Effects on FPGA and Mitigation Strategies Bin Gui Experimental High Energy Physics Group 1Journal Club4/26/2015.
MURI Neutron-Induced Multiple-Bit Upset Alan D. Tipton 1, Jonathan A. Pellish 1, Patrick R. Fleming 1, Ronald D. Schrimpf.
HPEC 2012 Scrubbing Optimization via Availability Prediction (SOAP) for Reconfigurable Space Computing Quinn Martin Alan George.
Complex Upset Mitigation Applied to a Re-Configurable Embedded Processor EEL 6935 Lu Hao Wenqian Wu.
1 Fault Tolerant FPGA Co-processing Toolkit Oral defense in partial fulfillment of the requirements for the degree of Master of Science 2006 Oral defense.
April 30, Cost efficient soft-error protection for ASICs Tuvia Liran; Ramon Chips Ltd.
ICAP CONTROLLER FOR HIGH-RELIABLE INTERNAL SCRUBBING Quinn Martin Steven Fingulin.
Nishinaga No. 1 MAPLD2005 Availability Analysis of Xilinx FPGA on Orbit Nozomu Nishinaga National Institute of Information and Communications Technology.
Maintaining Data Integrity in Programmable Logic in Atmospheric Environments through Error Detection Joel Seely Technical Marketing Manager Military &
L189/MAPLD2004Carmichael 1 A Triple Module Redundancy Scheme for SEU Mitigation of Static Latch-Based FPGAs (“Birds-of-a-Feather”) Carl Carmichael 1, Brendan.
Micro-RDC Microelectronics Research Development Corporation A Programmable Scrubber for FPGAs ACKNOWLEDGMENT OF SUPPORT: This material is based upon work.
Fault-Tolerant Softcore Processors Part I: Fault-Tolerant Instruction Memory Nathaniel Rollins Brigham Young University.
Field Programmable Gate Array (FPGA) Layout An FPGA consists of a large array of Configurable Logic Blocks (CLBs) - typically 1,000 to 8,000 CLBs per chip.
Bitstream Relocation with Local Clock Domains for Partially Reconfigurable FPGAs Adam Flynn, Ann Gordon-Ross, Alan D. George NSF Center for High-Performance.
FT-UNSHADES2. H.G. Miranda, M.A. Aguirre, J. Barrientos, L. Sanz Electronic Engineering Dpt. School of Engineering. University of Sevilla (SPAIN) Sevilla,
®. ® Rad Hard Products for Satellites and Space ® QPRO for Avionics  Standard QPRO products immune to upsets in avionics environment.
Radiation Effects and Mitigation Strategies for modern FPGAs 10 th annual workshop for LHC and Future experiments Los Alamos National Laboratory, USA.
12004 MAPLD: 141Buchner Single Event Effects Testing of the Atmel IEEE1355 Protocol Chip Stephen Buchner 1, Mark Walter 2, Moses McCall 3 and Christian.
Usability of Published SEE Data Munir Shoga The Radiation Group, Inc. 8/30/07.
Virtex-6 Radiation Studies & SEU Mitigation Tests
1 FLIPPER SEU Fault Injection in Xilinx FPGAs Monica Alderighi National Institute for Astrophysics, IASF Milano, Italy Computing.
SLAAC Hardware Status Brian Schott Provo, UT September 1999.
Reduced Cost Reliability via Statistical Model Detection Jon-Paul Anderson- PhD Student Dr. Brent Nelson- Faculty Dr. Mike Wirthlin- Faculty Brigham Young.
Infrastructure design & implementation of MIPS processors for students lab based on Bluespec HDL Students: Danny Hofshi, Shai Shachrur Supervisor: Mony.
A comprehensive method for the evaluation of the sensitivity to SEUs of FPGA-based applications A comprehensive method for the evaluation of the sensitivity.
2004 MAPLD, Paper 190 JJ Wang 1 SEU-Hardened Storage Devices in a 0.15 µm Antifuse FPGA – RTAX-S J. J. Wang 1, B. Cronquist 1, J. McCollum 1, R. Gorgis.
Presented by Anthony B. Sanders NASA/GSFC at 2005 MAPLD Conference, Washington, DC #196 1 ALTERA STRATIX TM EP1S25 FIELD-PROGRAMMABLE GATE ARRAY (FPGA)
Reconfiguration Based Fault-Tolerant Systems Design - Survey of Approaches Jan Balach, Jan Balach, Ondřej Novák FIT, CTU in Prague MEMICS 2010.
PetrickMAPLD05/P1461 Virtex-II Pro PowerPC SEE Characterization Test Methods and Results David Petrick 1, Wesley Powell 1, Ken LaBel 1, James Howard 2.
PetrickMAPLD05/BOFL1461 Virtex-II Pro PowerPC SEE Characterization Test Methods and Results Session L: Birds of a Feather David Petrick 1, Wesley Powell.
Tools - Implementation Options - Chapter15 slide 1 FPGA Tools Course Implementation Options.
ATMEL ATF280E Rad Hard SRAM Based FPGA SEE test results Application oriented SEU Sensitiveness Bernard BANCELIN ATMEL Nantes SAS, Aerospace Business Unit.
An Embedded True Random Number Generator for FPGAs Bebek, Jerry Paul Kohlbrenner Lockheed Martin 3201 Jermantown Road Fairfax, VA 22030, USA
2/2/2009 Marina Artuso LHCb Electronics Upgrade Meeting1 Front-end FPGAs in the LHCb upgrade The issues What is known Work plan.
P173/MAPLD 2005 Swift1 Upset Susceptibility and Design Mitigation of PowerPC405 Processors Embedded in Virtex II-Pro FPGAs.
MAPLD 2005/202 Pratt1 Improving FPGA Design Robustness with Partial TMR Brian Pratt 1,2 Michael Caffrey, Paul Graham 2 Eric Johnson, Keith Morgan, Michael.
Estimation of Radiation Effects in the Front-End Electronics of an ILC Electromagnetic Calorimeter V. Bartsch, M. Postranecky, M. Warren, M. Wing University.
1 The NSEU Sensitivity of Static Latch Based FPGAs and Flash Storage CPLDs Joseph Fabula Jason Moore Austin Lesea Saar Drimer MAPLD2004 This work has benefited.
Lecture 12: Reconfigurable Systems II October 20, 2004 ECE 697F Reconfigurable Computing Lecture 12 Reconfigurable Systems II: Exploring Programmable Systems.
ESS | FPGA for Dummies | | Maurizio Donna FPGA for Dummies Basic FPGA architecture.
Introduction to Quantum Computing
Nishinaga No. 1 MAPLD2005/1003-J Availability Analysis of Xilinx FPGA on Orbit Nozomu Nishinaga National Institute of Information and Communications Technology.
Radiation Tolerance Studies using Fault Injection on the Readout Control FPGA Design of the ALICE TPC Detector Johan Alme Bergen University College, Norway.
Xilinx V4 Single Event Effects (SEE) High-Speed Testing Melanie D. Berg/MEI – Principal Investigator Hak Kim, Mark Friendlich/MEI.
CODES: component degradation simulation tool ESA Project 22381/09/NL/PA.
P201-L/MAPLD SEE Validation of SEU Mitigation Methods for FPGAs Carl Carmichael 1, Sana Rezgui 1, Gary Swift 2, Jeff George 3, & Larry Edmonds 2.
MAPLD 2005/213Kakarla & Katkoori Partial Evaluation Based Redundancy for SEU Mitigation in Combinational Circuits MAPLD 2005 Sujana Kakarla Srinivas Katkoori.
SEU Mitigation of a Soft Embedded Processor in the Virtex-II FPGAs
Irradiation test results for SAMPA MPW1 and plans for MPW2 irradiation tests Sohail Musa Mahmood
SEU Mitigation Techniques for Virtex FPGAs in Space Applications
Radiation Tolerance of an Used in a Large Tracking Detector
Maintaining Data Integrity in Programmable Logic in Atmospheric Environments through Error Detection Joel Seely Technical Marketing Manager Military &
Irradiation Test of the Spartan-6 Muon Port Card Mezzanine
M. Aguirre1, J. N. Tombs1, F. Muñoz1, V. Baena1, A. Torralba1, A
SEE Characterization of XC7K70T, Kintex Serie7 familly FPGA from Xilinx Hello everyone, I’m ELG, I’m here today to present you a SEE ch…, performed at.
1. Introduction Secondary Heavy charged particle (fragment) production
Evaluation of Power Costs in Triplicated FPGA Designs
Design of a ‘Single Event Effect’ Mitigation Technique for Reconfigurable Architectures SAJID BALOCH Prof. Dr. T. Arslan1,2 Dr.Adrian Stoica3.
Upset Susceptibility and Design Mitigation of
Advancement on the Analysis and Mitigation of
Xilinx Kintex7 SRAM-based FPGA
Presentation transcript:

Multi-Bit Upsets in the Virtex Devices Heather Quinn, Paul Graham, Jim Krone, Michael Caffrey Los Alamos National Laboratory Gary Swift, Jeff George, Fayez Chayab XRTC

Multi-Bit Upsets Multiple neighboring bits flipped from a single ionized particle strike Common to all memory devices FPGAs a unique case – Heterogeneous layout affects the size, shape – Domain crossing event (DCE) where an SEU affects two or more TMR modules are a concern

MBU Research Plan Determine the event rate Determine the MBU frequency – Multiple families of FPGAs: feature size, epi – Radiation type: proton and heavy ion – Strike angle Determine the DCEs frequency – Early simulation results – Early probabilistic model to predict DCEs

Virtex Proton Test Setup: Crocker Nuclear Laboratory, UC-Davis SLAAC1-V Linux PC Proton Source

LANL V2 and V4 Hardware Test Fixture Virtex-II AFX Board USB 2.0 Interface to Linux PC Virtex-4 AFX Board

LANL Software Test Fixture Text-based interface – SSH'd into the test machine – Instant access to incremental readback results Tight readback/scrubs cycle – Saves differential bitstream for upsets – Saves FAR, COR, and STAT registers – Cycles approximately once a second – Scrubs entire bitstream Data analyzed for MBUs post-collection

Data Collection & Analysis ● Possibility of coincident SBUs must be minimized ● Minimize the number of upsets per readback ● Fluence per readback cycle controlled ● SEFIs (or unexplained events) removed in post-collection data analysis procedures ● SEFIs present as numerous large MBUs: skew statistics ● Data cube insignificantly reduced, results cleaner

Heavy Ion Accelerator Tests Done by Xilinx Radiation Testing Consortium Collected data for:

Heavy Ion Event Bit Cross-Sections

V4 Heavy Ion Event and Upsets Cross-Sections 63 % decrease in cross- sections

Percentage of MBU Events in Heavy Ion: Comparison Across Families

V4 Percentage of Events by Resource: BRAM, CLB

V4 MBUs from Angle Strikes Across Columns

V4 MBUs from Angle Strikes Down Columns

Proton Accelerator Tests Done by Los Alamos National Laboratory Collected data for:

Percentage of MBU Events in Proton at 63 MeV: Comparison Across Families

Proton Bit-Cross-Sections

V4 Proton Event and Upsets Cross-Sections 9 % decrease in cross-sections

MBUs from Angle Strikes Down Columns

TMR Studies TMR designs: – Edge detection, max filter, min filter – Each design has 2-3 implementations that vary module granularity LANL/BYU SEU simulation extended to simulate column MBUs: – Observe, characterize, and determine the DCE rate – Test both 1-bit and 2-bit column events Data inconclusive at best

TMR Results: MBU Sensitive Bits Device: XC2V250 (Virtex-II) with 1.6 Million Bits Even without triplicated clocks, TMR improves the cross-section 4-6 times

Given an MBU what is the probability of a DCE? SBUsMBUs BRAM CLB BRAMi IOB BRA MCLB BRAMiIOB Voted Out Voted Out DCEDCE Need to determine what percentage of the event space are DCEs

Probability of an MBU DCE in CLBs and BRAMi: Proton-Induced Radiation Events

Probability of a DCE in CLBs and BRAMi: Heavy-Ion-Induced Radiation Events

Summary MBU problem getting worse with each generation DCEs in TMR a concern Need more data collection, more simulation, more modeling – Data collection: finish qualification – Simulation: complete TMR studies with more designs and more devices – Modeling: predict on-orbit SBU/MBU rates