Dr A Sahu Dept of Computer Science & Engineering IIT Guwahati.

Slides:



Advertisements
Similar presentations
Dr A Sahu Dept of Comp Sc & Engg. IIT Guwahati. Very Easy – Question 1 Easy – Question 2 OK, If u have read the book/slide – Question 4 – Question 5 A.
Advertisements

Parul Polytechnic Institute
11-1 ECE 424 Design of Microprocessor-Based Systems Haibo Wang ECE Department Southern Illinois University Carbondale, IL I/O System Design.
The Intel 8255 Programmable Peripheral Interface chip is used to give the microprocessor (8088) access to programmable input/ output devices. It has three.
PROGRAMMABLE PERIPHERAL INTERFACE -8255
Dr A Sahu Dept of Comp Sc & Engg. IIT Guwahati I/O + Timer 8155 I/O + Timer 8255 I/O 8255 I/O 8253/54 Timer 8253/54 Timer 2 Port (A,B), No Bidirectional.
Design of Microprocessor-Based Systems Dr. Esam Al_Qaralleh CE Department Princess Sumaya University for Technology I/O System Design.
Dr A Sahu Dept of Computer Science & Engineering IIT Guwahati.
Khaled A. Al-Utaibi 8086 Bus Design Khaled A. Al-Utaibi
Programmable Interval Timer
Dr A Sahu Dept of Computer Science & Engineering IIT Guwahati.
8253/54 Timer Section /54 Timer Description and Initialization
8255 – PROGRAMMABLE PARALLEL
TK2633 Introduction to Parallel Data Interfacing DR MASRI AYOB.
Lecture 07: 8255 PPI Chip. The 80x86 IBM PC and Compatible Computers Chapter PPI Chip PPI: Programmable Parallel Interface (so it is an I/O.
Chapter 13: Direct Memory Access and DMA-Controlled I/O.
Engineering 4862 Microprocessors Lecture 23 Cheng Li EN-4012
82C55 82C55 Programmable Peripheral Interface Interfacing Part III.
- Microprocessor - Programming 8255 Mode 1 (slide ) Prepared by: Mahmoud Abdullah Mahdi (33)
Microprocessor and Microcontroller
1 TK2633TK Microprocessor Architecture DR MASRI AYOB.
P Address bus Data bus Read-Only Memory (ROM) Read-Write Memory (RAM)
kashanu.ac.ir Microprocessors 10-1 IO Devices Stepper Motors DAC, ADC, PPI Lec note 10.
Chapter 10 Input/Output Interface Circuits and LSI Peripheral Devices
Microcomputer & Interfacing Lecture 2
Khaled A. Al-Utaibi  Intel Peripheral Controller Chips  Basic Description of the 8255  Pin Configuration of the 8255  Block Diagram.
The 8253 Programmable Interval Timer
Port Mapped I/O.
Basic I/O Interface A Course in Microprocessor
By, Prof. Tambe S. S. S.N.D. College of Engineering and Research Center Department of Electrical Engineering.
I NTRODUCTION P IN CONFIGARATION O PERATING MODE.
Minimum System Requirements Clock Generator Memory Interfacing.
Applications of PPI A/D - Temperature Sensor. Analog to Digital.
Advanced Microprocessor1 I/O Interface Programmable Interval Timer: 8254 Three independent 16-bit programmable counters (timers). Each capable in counting.
 8251A is a USART (Universal Synchronous Asynchronous Receiver Transmitter) for serial data communication.  Programmable peripheral designed for synchronous.
Input / Output (Peripheral) Interfacing
Programmable Peripheral Interface Parallel port Interface 8255
12/16/  List the elements of 8255A Programmable Peripheral Interface (PPI)  Explain its various operating modes  Develop a simple program to.
Computer Architecture Lecture 6 by Engineer A. Lecturer Aymen Hasan AlAwady 1/12/2013 University of Kufa - Informatics Center for Research and Rehabilitation.
PPI-8255.
EE3721 Computer System Principles
Programmable Interrupt Controller (PIC)
UNIT-IV 8255 PPI Various Modes Of Operation Interfacing To 8086.
CIT 673 Created by Suriyong1 Micro controller hardware architechture.
PROGRAMMABLE PERIPHERAL INTERFACE -8255
Introduction to Microprocessors - chapter3 1 Chapter 3 The 8085 Microprocessor Architecture.
Basic I/O Interface Fixed Address Variable Address
EE365 - Microprocessors period 26 10/23/00 D. R. Schertz # Parallel Ports.
8255:Programmable Peripheral Interface
Intel 8255A PPI EEE 365 [FALL 2014] LECTURE ATANU K SAHA BRAC UNIVERSITY.
8255 Programmable Peripheral Interface
PROGRAMMABLE PERIPHERAL INTERFACE -8255
8255: Programmable Peripheral Interface (PPI)
Diagram of microprocessor interface with IO devices
The 8255 Programmable Peripheral Interface
8085 Microprocessor Architecture
An Introduction to Microprocessor Architecture using intel 8085 as a classic processor
Chapter 7 Features and Interfacing of Programmable Devices for 8085 based systems.
PROGRAMMABLE PERIPHERAL INTERFACE -8255
8255.
Engineering 4862 Microprocessors Lecture 25
Parallel communication interface 8255
Timers.
Programmable Peripheral Interface
8085 Microprocessor Architecture
82C55 Programmable Peripheral Interface
Programmable Peripheral Interface
8253 – PROGRAMMABLE INTERVAL TIMER (PIT). What is a Timer? Timer is a specialized type of device that is used to measure timing intervals. Timers can.
8085 Microprocessor Architecture
The Programmable Peripheral Interface (8255A)
Presentation transcript:

Dr A Sahu Dept of Computer Science & Engineering IIT Guwahati

Hierarchy of I/O Control Devices 8155 I/O + Timer 8155 I/O + Timer 8255 I/O 8255 I/O 8253/54 Timer 8253/54 Timer 2 Port (A,B), No Bidirectional HS mode (C) 4 mode timer 2 Port (A,B) A is Bidirectional HS mode (C) Extra controls 6 mode timer 8259 Interrupt controller 8259 Interrupt controller 8237 DMA controller 8237 DMA controller 8251 Serial I/O USART controller 8251 Serial I/O USART controller

8155 I/O Interface & Timer – Dedicated I/O interface (8255) – Dedicated Timer (8254/8253) 8255 Ports and mode of operations Interfacing A/D Converter using Handshake mode using 8255

IO Capability: – 2kbits static RAM 256x8 – 2 programmable 8 bit I/O ports – 1 programmable 6 bit I/O port Timer Capability: – 1 programmable 14 bit binary counter/timer – 4 Modes RAM Port A Port A Port B Port B Port C Port C Timer MSB LSB Timer MSB LSB PA0- PA7 PB0- PB7 PC0-PC5 Timer Out Reset in RD WR AL E CECE IO/M AD0-AD7 Timer CLK Mode 00 Mode 01 Mode 10 Mode 11 N/2 N NN D7D6D5D4D3D3 D2D1D0 Timer Command IEBIEAPCPBPA ALTALT D3D3 D2D2 PC5PC4PC3PC2PC1PC0 100IN 201OUT 310 STB A BF A INTR A 411STB B BF B INTR B STB A BF A INTR A

3 to 8 Decoder CWR Port A Port A Port B Port B Port C Port C Timer MSB LSB Timer MSB LSB Latch Clock for timer PA0-PA7 PB0-PB7 PC0-PC5 Timer Out A0 A1 A2 ALE AD0-AD7 A0-A7 D7-D CE b A2A1A0Port (ALE high, AD0=A0) 000Command /Status Register 001PA 010PB 011PC 100Timer LSB 101Timer MSB

Group A Control Group A Control Group B Control Group B Control Read Write Control Logic Read Write Control Logic Data Bus Buffer Data Bus Buffer Gr A Port A (8) Gr A Port A (8) Gr A Port C (H 4) Gr A Port C (H 4) Gr B Port C (L 4) Gr B Port C (L 4) Gr B Port B (8) Gr B Port B (8) I/O PA7-PA0 I/O PC7-PC4 I/O PC3-PC0 I/O PB7-PB0 8 bit Internal Data Bus Bi directional Data Bus D7-D0 RD b WR b A1 A0 RESET CS b Block Diagram of 8255 CS b A1A0Sel 000Port A 001Port B 010Port C 011CRW

Ports & Modes in 8255 Port C D7 D6 D5 D4 D3 D2 D1 D BSR Mode Bit Set/Reset BSR Mode Bit Set/Reset 8255 Port B C U C L Port A I/O Mode Mode 0 Simple I/O for Ports A, B & C Mode 0 Simple I/O for Ports A, B & C Mode 1 HS mode for Ports A and/or B Port C bits are used for HS Mode 1 HS mode for Ports A and/or B Port C bits are used for HS Mode 2 Bidirectional Data mode for Port A B can in mode 0/1 Port C bits are used for HS Mode 2 Bidirectional Data mode for Port A B can in mode 0/1 Port C bits are used for HS BSR Mode Bit Set/Reset For Port C No Effect on I/O Mode BSR Mode Bit Set/Reset For Port C No Effect on I/O Mode 0/1

Ports & Modes in 8255 : Control register D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D Port A – 1 Input 0 output Mode select: 00 mode 0; 01 mode 1; 0x mode 2 1 – mode select 0 – bit set/reset Port C(U) – 1 Input 0 output Mode select: 0 mode 0; 1 mode 1 Port B – 1 Input 0 output Port C(L) – 1 Input 0 output Group A Group B

I/O port Addressing 8255 CS b A1 A0 RD b WR b A7 A6 A5 A4 A3 A2 A1 A0 IOR b IOW b Reset Port A=80H Port C=82H Port B=81H CS b A1 A0HEX AddressPort A7 A6 A5 A4 A3 A A1 A0 0 = 80HA 0 1=81HB 1010=82HC 1=83HControl Register

BSR (Bit Set or Reset Mode) Set/Reset bit of Port C Heavily used for HS and Interrupt mode BSR Control word – To set PC7= (0FH) – To reset PC7= (0EH) – To set PC3 = (07H) D7D6D5D4D3D2D1D0 0 BSR Mode Not used, So (000) Bit SelectS/R (1/0)

Ports Control register controls the overall operation of 8255 All three ports A, B and C are grouped into two Group B Group B Group A Port A Upper C Port B Lower C

Operation modes 8255 has three modes: - mode 0: basic input-output - mode 1: strobed input-output - mode 2: strobed bidirectinal bus I/O In mode 0 - two 8-bit ports and two 4-bit ports - any port can be input or output - Outputs are latched, inputs are not latched

Mode 0 Port A Upper C Port B Lower C

Operation mode 1 In mode 1: -three ports are divided into two groups -each group contains one 8-bit port and one 4-bit control/data port - 8-bit port can be either input or output and both latched - 4-bit port used for control and status of 8- bit data port

Mode 1 Group B Group B Group A Port A Upper C Port B Lower C

In mode 2 - only port A is used - port A becomes an 8-bit bidiectional bus - port C acts as control port (only pins PC3-PC7 are used) Operation mode 2

Mode 2 Group B Group A Port A C7-C3 Port B

Programming 8255  Mode 2: — Port A is programmed to be bi-directional — Port C is for handshaking — Port B can be either input or output in mode 0 or mode 1 PA[7:0] OBF A ACK A INTR A PC4 PC6 PC7 STB A IBF A PC0 PC3 PC PC0 PB[7:0] In Out Mode 0 STB B OBF B IBF B ACK B INTR B Mode 1

R S Gaonkar, “Microprocessor Architecture”, Chapter 15